Advertisement

Cmos implementation of a cellular neural network with dynamically alterable cloning templates

  • M. Anguita
  • A. Prieto
  • F. J. Pelayo
  • J. Ortega
  • A. Diaz
Hardware Implementations
Part of the Lecture Notes in Computer Science book series (LNCS, volume 540)

Abstract

An analog CMOS implementation of a Cellular Neural Network with modifiable cloning templates is proposed. One of the most important difficulties to hardware implement neural networks is their topological complexity which implies a high number of interconnections among cells. Nevertheless, as in cellular neural network each cell is only connected to its neighbour cells, their hardware implementation is easier. Even though the reduced connectivity of cellular neural networks, they are suitable for different tasks in the domain of image processing. For each particular application, the cloning templates that characterise the cellular network have to be changed. The circuit here presented allows the online modification of cloning templates, and is integrable using a conventional CMOS process. Some simulation results of the designed circuits are also presented.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [BUL87]
    BULT, K.; WALLINGA, H.: "A Class of Analog CMOS Circuits Based on the Square-Law Characteristic of an Mos Transistor in Saturation", IEEE Journal of Solid-State Circuits, Vol.SC-22, No.3, pp.357–364, June 1987.Google Scholar
  2. [CHU88a]
    CHUA, L.O.; YANG, L.: "Cellular Neural Networks: Theory", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1257–1272, Oct. 1988.Google Scholar
  3. [CHU88b]
    CHUA, L.O.; YANG, L.: "Cellular Neural Networks: Applications", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1273–1289, Oct.1988.Google Scholar
  4. [FRÜ90]
    FRÜHAUF,N.; LÜDER,E.: "Realization of CNNs by optical parallel processing with spatial light valves", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 281–290, Budapest, 16–19 Dec. 1990.Google Scholar
  5. [HAL90]
    HALOHEN,K.; PORRA,V.; ROSKA,T.; CHUA,L.O.: "VLSI Implementation of a Reconfigurable cellular Neural Network", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 206–215, Budapest, 16–19 Dec. 1990.Google Scholar
  6. [HAR90]
    HARRER,H.; SCHULER,A.; AMELUNXEN,E.: "Comparison of Different Numerical Integration Methods for Simulating Cellular Neural Networks", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 151–159, Budapest, 16–19 Dec. 1990.Google Scholar
  7. [KOH89]
    KOHONEN,T.: Self-Organization and Associative Memories, Springer-Verlag, 3rd. Edt., 1989.Google Scholar
  8. [MAR89]
    MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.; LLORIS,A.: "CMOS design of a neural network model". Abstracts of EUROCAST'89, International Workshop on Computer Aided Systems Theory. Canary Islands (Spain). Feb. 26-Mar. 1. pp.119–124. 1989.Google Scholar
  9. [MAR90]
    MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.: A new type of hierarchical neural-like network. Representation. Proceedings of the IEEE Celular Neural Networks & Applications International Workshop. Budapest, 17–19. IEEE Cat. No. 90TH0312-9; pp. 302–313. Dec. 1990.Google Scholar
  10. [MAT90a]
    MATSUMOTO, T., CHUA, L.O.; SUZUKI, H.: "CNN Cloning Template: Connected Component Detector", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.633–635, May 1990.Google Scholar
  11. [MAT90b]
    MATSUMOTO, T., CHUA, L.O.; FURUKAWA, R.: "CNN Cloning Template: Hole-Filler" IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.635–638, May 1990.Google Scholar
  12. [MAT90c]
    MATSUMOTO, T., CHUA, L.O.; YOKOHAMA, T.: "Image Thinning with a Cellular Neural Network", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.638–640, May 1990.Google Scholar
  13. [ORT90]
    ORTEGA,J.; LLORIS,A.; PRIETO,A.: "Aplicación de una nueva transformada a la comprobación de circuitos digitales". Monografías del Departamento de Electrónica Univ. de Granada, no. 17. Dep. L.GR-1790-90. ISBN 84-600-7580-X. 1990.Google Scholar
  14. [PEL90a]
    PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: "Hardware implementation of a neuron model". Proceedings of the 8th International Symposium Applied Informatics. IASTED. Innsbruck (Austria). Acta-Press (USA) (ISBN 0-88986-142-0) pp.262–264. February 20–23, 1990.Google Scholar
  15. [PEL90b]
    PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: "A new computational element for neural networks". Proceedings of the 4th International Symposium on Knowledge Engineering. Barcelona (Spain). pp. 247–250. May 9–11, 1990.Google Scholar
  16. [PEL90c]
    PELAYO,F.J; PRIETO,A.; FERNANDEZ,F.J: Desarrollo de circuitos integrados en modo de corriente con tecnología CMOS. Comunicaciones de la V Escuela de Microelectrónica. (Real Sociedad de Física-Dto. de Electrónica Univ. de Granada). Serv. Publ. Un. Gr., pp.285–292 (ISBN-84-338-1172-X). 1990.Google Scholar
  17. [PEL90d]
    PELAYO; A.PRIETO; B.PINO; MARTIN-SMITH,P.: "Analog VLSI implementation of a neural network with competitive learning", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 197–205, Budapest, 16–19 Dec. 1990.Google Scholar
  18. [PEL91]
    PELAYO,F.J.; PRIETO,A.; LLORIS,A.: "Characterisation and Design of Hybrid-Mode CMOS Circuits". International Journal of Electronics. (accepted).Google Scholar
  19. [PRI90]
    PRIETO, A.; MARTIN-SMITH, P.; MERELO, J.J.; PELAYO, F.J.; ORTEGA, J.; FERNANDEZ, F.J.; PINO, B.: "Simulation and hardware implementation of competitive learning neural networks" In: "Statistical Mechanics Neural Networks", Lectures Notes in Physics 368. pp.189–204. Springer-Verlag. 1990.Google Scholar
  20. [RAM90]
    RAMACHER,U.: "The VLSI kernel of neural algorithms", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 185–196, Budapest, 16–19 Dec. 1990.Google Scholar
  21. [ROD90]
    RODRÍGUEZ-VÁZQUEZ,A.; DOMÍNGUEZ-CASTRO,R.; HUERTAS,J.L.: "Accurate Design of Analog CNN in CMOS Digital Technologies", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.273–280, Budapest, 16–19 Dec. 1990.Google Scholar
  22. [ROS90]
    ROSKA,T.; BÁRTFAI,G.; SZOLGAY,P.; RADVÁNYI,A.; KOZEK,T.; UGRAY,ZS.: "A Hardware Accelerator Board for Cellular Neural Networks: CNN-HAC", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 160–168, Budapest, 16–19 Dec. 1990.Google Scholar
  23. [SPA90]
    SPAANENBURG,L.; DEHAAN,P.E.; NEUBER,S.; NIJHUIS,J.A.G.; SIGGELKOW,A.J.: "ASIC-Based development of Celular neural Networks", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.177–184, Budapest, 16–19 Dec. 1990.Google Scholar
  24. [VAR90]
    VARRIENTOS,J.E.; RAMÍREZ-ANGULO,J.; SÁNCHEZ-SINENCIO,E.: "cellular Neural Networks Implementation: a Current-mode Approach", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 226–225, Budapest, 16–19 Dec. 1990.Google Scholar
  25. [YAN90]
    YANG,L. et al.: "VLSI Implementation of Celular Neural Networks", Proceedings of IEEE ISCAS' 90, pp.2425–2427, 1990.Google Scholar
  26. [WER91]
    WERBOS, P.J.: "An Overview of Neural Networks for Control". IEEE Control Systems, Vol.11, No.1, pp.40–41, Jan.1991.Google Scholar
  27. [WIL90]
    WILSON, B.: "Recent developments in current conveyors and current-mode circuits", IEE Proceedings, Vol.137, Pt.G., No.2, pp.64–77, April 1990.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1991

Authors and Affiliations

  • M. Anguita
    • 1
  • A. Prieto
    • 1
  • F. J. Pelayo
    • 1
  • J. Ortega
    • 1
  • A. Diaz
    • 1
  1. 1.Departamento de Electrónica y Tecnología de Computadores Facultad de CienciasUniversidad de GranadaGranada

Personalised recommendations