European declarative system (EDS): Architecture and interprocess communication
The consortium of Bull, ECRC, ICL, Siemens and their associates is currently designing a MIMD parallel computer with distributed store architecture. This work is being done in the framework of ESPRIT II projects. It is a scalable machine with up to 256 Processing Elements connected by a Multistage Interconnection Network. This paper describes the system and the hardware architecture of the machine and discusses the hardware support of the interprocess communication.
Unable to display preview. Download preview PDF.
- C.D. Howe, “An Overview of the Butterfly GP1000: A Large-Scale Parallel UNIX Computer”, Proceedings of the Third International Conference on Supercomputing 1988, BostonGoogle Scholar
- G. F. Pfister et al., “The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture”, Proceedings of the 1985 International Conference on Parallel ProcessingGoogle Scholar
- A. Gottlieb et al., “The NYU Ultracomputer — Designing a MIMD Shared Memory Parallel Computer”, IEEE Transactions on Computers, February 1983Google Scholar
- S. F. Nugent, “The iPSC/2 Direct Connect Communications Technology”, Intel Scientific ComputersGoogle Scholar
- Kai Li, “IVY: A Shared Virtual Memory System for Parallel Computing”, Proceedings of the 1988 International Conference on Parallel ProcessingGoogle Scholar
- R. Holzner et al., “Design and Simulation of a Multistage Interconnection Network”, to appear in the Proceedings of the 1990 Joint Conference on Vector and Parallel ProcessingGoogle Scholar
- P. Istavrinos (ed.), “Specification of the Process Control Language (PCL)”, ESPRIT EP2025 Deliverable, EDS.DD.1S.0007, Dec. 1989Google Scholar
- L. Borrmann et al., “A Coherency Model for Virtually Shared Memory”, to appear in the Proceedings of the 1990 International Conference on Parallel ProcessingGoogle Scholar
- P. Istavrinos et al., “A Process and Memory Model for a Distributed-Memory Machine”, to appear in the Proceedings of the 1990 Joint Conference on Vector and Parallel ProcessingGoogle Scholar