Advertisement

A scalable communication processor design supporting systolic communication

  • H. Corporaal
  • J. G. E. Olk
Interconnection Problems
Part of the Lecture Notes in Computer Science book series (LNCS, volume 487)

Abstract

In getting a high performance computer we have the choice between expensive single processor systems and massive parallel computers. The latter are more difficult to program, but offer almost unlimited extensibility of computing power.

This paper describes a scalable and flexible communication processor for message passing in massive parallel processor systems. This communication processor is currently being implemented as a parameterized VLSI cell within a framework for automatic generation of application specific processors. It adds MIMD capabilities to this framework. In contrast to many existing designs, this design covers a large area within the communication processor design space.

Keywords

high performance communication processor fine-grain communication virtual connections routing scalability of design message compression 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [AvT87]
    J. K. Annot and R. A. H. van Twist. A novel deadlock free and starvation free packet switching communication processor. In Parallel Architectures and Languages Europe, page 68, 1987.Google Scholar
  2. [B*89]
    S. Borkar et al. Iwarp: an integrated solution to high-speed parallel computing. In Proceedings of Supercomputing '88, pages 330–339, ACM SIGARCH, January 1989.Google Scholar
  3. [CO91]
    Henk Corporaal and Eddy Olk. Design and evaluation of communication processors supporting message passing in distributed memory systems. Submitted to 6th Distributed Memory Computing Conference (DMCC6), April 1991.Google Scholar
  4. [Dal87]
    William J. Dally. A VLSI Architecture for concurrent Data Structures. Kluwer Academic Publishers, 1987.Google Scholar
  5. [Dal90]
    William J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers, 39(6):775–785, June 1990.Google Scholar
  6. [Hil85]
    Daniel Hillis. The Connection Machine. MIT Press, 1985.Google Scholar
  7. [Kun82]
    H.T. Kung. Why systolic architectures? IEEE Computer, 15(1):37–46, January 1982.Google Scholar
  8. [M*89]
    J.M. Mulder et al. A framework for application-specific architecture design. In Proceedings of the 14th International Symphosium on Computer Architecture, May 1989.Google Scholar
  9. [Moo89]
    W.G.P. Mooij. Packet Switched Communication Networks for Multi-Processor Systems. PhD thesis, University of Amsterdam, September 1989.Google Scholar
  10. [Pou90]
    Dick Pountain. Virtual channels: the next generation of transputers. BYTE Magazine (International Edition), 15(4):E&W 3–12, April 1990.Google Scholar
  11. [RG87]
    Daniel A. Reed and Dirk C. Gronwald. The performance of multicomputer interconnection networks. IEEE computer, June 1987.Google Scholar
  12. [S*85]
    Charles L. Seitz et al. The Hypercube Communications Chip. Technical Report, Dept. of Computer Science, California Institute of Technology, 1985.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1991

Authors and Affiliations

  • H. Corporaal
    • 1
  • J. G. E. Olk
    • 1
  1. 1.Delft University of TechnologyDelftThe Netherlands

Personalised recommendations