CAM2: A highly-parallel 2D cellular automata architecture for real-time and palm-top pixel-level image processing

  • Takeshi Ikenaga
  • Takeshi Ogura
Workshop 08+09+10 Parallel Image/Video Processing and Computer Arithmetic
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1124)


This paper proposes a highly-parallel two-dimensional cellular automata architecture called CAM2 for real-time and palm-top pixel-level image processing and presents results of its performance evaluation. CAM2 can attain pixel-order parallelism on a single board because it is composed of a CAM (Content Addressable Memory), which makes it possible to embed an enormous number PEs (Processing Element), corresponding to CA (Cellular Automaton) cells, onto one VLSI chip. Multiple-zigzag mapping of a CA cell to a PE and dedicated CAM functions enable high-performance CA processing. The performance evaluation results show that 256k CA cells, which correspond to a 512×512 picture, can be processed by a CAM2 on a single board using deep sub-micron process technology. The processing speed is 10 billion CA cell updates per second under a four-neighbor condition. CAM2 will make a significant contribution to the development of compact and high-performance systems, especially real-time and palm-top pixel-level image processing systems.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    J. von Neumann, “The General Logical Theory of Automata,” Cerebral Mechanisms in Behavior — The Hixon Symposium, L. A. Jeffress, ed., John Wiley & Sons, New York, (1951).Google Scholar
  2. 2.
    K. Preston, Jr., et al, “Basics of Cellular Logic with Some Applications in Medical Image Processing,” Proc. of the IEEE, Vol.67, No.5, (1979).Google Scholar
  3. 3.
    H. Harrer and J. A. Nossek, “Skeletonization: A New Application for Discrete-Time Cellular Neural Networks,” Proc. of the ISCAS'92, pp.2897–2900, (1992).Google Scholar
  4. 4.
    P. Maragos, “Tutorial on advances in morphological image processing and analysis,” Opt. Eng., 26 (1987).Google Scholar
  5. 5.
    K. Preston, Jr., “Cellular Logic Computers for Pattern Recognition,” IEEE Computer, 16, 1, pp. 36–47, (1983).Google Scholar
  6. 6.
    M. J. B. Duff, et al, “Review of the CLIP image processing system,” Proc. of National Computer Conference, pp. 1055–1060, (1978).Google Scholar
  7. 7.
    K. E. Batcher, “Design of a Massively Parallel Processor,” IEEE Trans. of Computers, Vol. C-29, No. 9, pp. 836–840, (1980).Google Scholar
  8. 8.
    T. Kondo, et al, “Pseudo MIMD array processor-AAP2,” 13th Symposium on Computer Architecture Conf. Proc, pp.330–337, (1986).Google Scholar
  9. 9.
    Thinking Machines Corp., “Connection Machine Model CM-2 Technical Summary,” Ver. 5.1, (1989).Google Scholar
  10. 10.
    J. R. Nickolls, “The design of the MasPar MP-1: A cost-effective massively parallel computer,” Proc. COMPCON Spring '90, pp. 25–28, (1990).Google Scholar
  11. 11.
    S. R. Sternberg, “Biomedical Image Processing,” IEEE Computer, 16, 1, pp. 22–34, (1983).Google Scholar
  12. 12.
    T. Toffoli and N. Margolus, “Cellular Automata Machines,” MIT Press, Cambridge, MA, (1987).Google Scholar
  13. 13.
    G. Estrin and R. H. Fuller, “Some Applications for Content Addressable Memory,” Proc. FJCC, pp. 495–508, (1963).Google Scholar
  14. 14.
    Y. Fujino, T. Ogura and T. Tsuchiya, “Facial image tracking system architecture utilizing real-time labeling,” Proc. SPIE Visual Comm. and Image Processing '93, (1993).Google Scholar
  15. 15.
    M. Nakanishi and T. Ogura, “A Real-time CAM-based Hough transform Algorithm and Its Performance Evaluation,” International Conf. Pattern Recognition '96.Google Scholar
  16. 16.
    T. Ogura, et al, “A 336-kbit Content Addressable Memory for Highly Parallel Image Processing,” Custom Integrated Circuits Conference '96, 13. 4. 1, pp. 273–276, (1996).CrossRefGoogle Scholar
  17. 17.
    T. Ogura, et al, “A 20-kbit Associative Memory LSI for Artificial Intelligence Machines,” IEEE J. Solid-State Circuits, Vol. 24, No. 4, pp. 1014–1020, (1989).CrossRefGoogle Scholar
  18. 18.
    E. Sternheim, et al, “Digital Design with Verilog HDL,” Automata Publishing Company, (1990)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1996

Authors and Affiliations

  • Takeshi Ikenaga
    • 1
  • Takeshi Ogura
    • 1
  1. 1.NTT LSI LaboratoriesAtsugi-shiJapan

Personalised recommendations