Skip to main content

256-Bit AES Encryption Using SubBytes Blocks Optimisation

  • Conference paper
  • First Online:
Computational Intelligence in Machine Learning (ICCIML 2022)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 1106))

  • 109 Accesses

Abstract

Most applications, like e-commerce, military etc., place a significant emphasis on hardware security. Hash functions, public (asymmetric) key cryptography, and private (symmetric) key cryptography are the three different categories of cryptographic techniques. The same key is used for encryption and decryption in symmetric key algorithms like advanced encryption standard (AES) and data encryption standard. It is a lot quicker, simpler to use, and uses less computing power. A powerful cryptographic technique which can be used to ensure the security of electronic information is termed advanced encryption standard (AES). It appears to be immune to the majority of attacks. In this paper, we suggest a 256-bit AES method that is efficient for area and power in the key scheduling and substitution byte blocks. Instead of 128-bit operation, internal operations are 32-bit operations are performed, which is a new approach of algorithm optimisation. The four operations substitution bytes, shifting rows, mixing column, and adding round key are used to build the AES algorithm. After encryption, the encrypted message will be sent across the channel. The message will be decrypted at the recipient end using the same encryption key. The key size of the 256-bit AES method is 256 bits, yet all of data size is just 128 bits. Data contain the encrypted message, the text of the cypher, and the decrypted message.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 299.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 379.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sharma RK, Rajeswara Rao M (2017) FPGA implementation of combined S-box and InvS-box of AES. In: 2017 4th international conference on signal processing and integrated networks (SPIN)

    Google Scholar 

  2. Iyer NC, Anandmohan PV, Poornaiah DV (2010) Mix/InvMixColumn decomposition and resource sharing in AES

    Google Scholar 

  3. Parhi KK, Zhang X (2004) High speed VLSI designs for the AES algorithm. IEEE 12(9)

    Google Scholar 

  4. Kumar A, Shaik F, Rahim BA, Kumar DS (2016) Signal and image processing in medical applications. Springer, Heidelberg. https://doi.org/10.1007/978-981-10-0690-6

  5. Stallings W (2007) Data and computer communications. Pearson Education India

    Google Scholar 

  6. Majumdar A, Bhargav S, Chen L, Ramudit S (2008) 128 bit AES decryption. CSEE 4840-embedded system design, Columbia University

    Google Scholar 

  7. Vyawahare MV, Kshirsagar RV, Borkar AM (2011) FPGA implementation of AES algorithm

    Google Scholar 

  8. Sai Srinivas NS, Akramuddin M (2016) FPGA based hardware implementation of AES Rijndael algorithm for Encryption and Decryption. In: 2016 international conference on electrical, electronics, and optimization methods (ICEEOT)

    Google Scholar 

  9. Zhang Y, Wang X (2010) Pipelined implementation of AES encryption based on FPGA. In: International information theory and information security conference 2010. IEEE

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to R. Kishor Kumar .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kishor Kumar, R., Yogesh, M.H., Raghavendra Prasad, K., Sharankumar, Sabareesh, S. (2024). 256-Bit AES Encryption Using SubBytes Blocks Optimisation. In: Gunjan, V.K., Kumar, A., Zurada, J.M., Singh, S.N. (eds) Computational Intelligence in Machine Learning. ICCIML 2022. Lecture Notes in Electrical Engineering, vol 1106. Springer, Singapore. https://doi.org/10.1007/978-981-99-7954-7_56

Download citation

Publish with us

Policies and ethics