Abstract
Most applications, like e-commerce, military etc., place a significant emphasis on hardware security. Hash functions, public (asymmetric) key cryptography, and private (symmetric) key cryptography are the three different categories of cryptographic techniques. The same key is used for encryption and decryption in symmetric key algorithms like advanced encryption standard (AES) and data encryption standard. It is a lot quicker, simpler to use, and uses less computing power. A powerful cryptographic technique which can be used to ensure the security of electronic information is termed advanced encryption standard (AES). It appears to be immune to the majority of attacks. In this paper, we suggest a 256-bit AES method that is efficient for area and power in the key scheduling and substitution byte blocks. Instead of 128-bit operation, internal operations are 32-bit operations are performed, which is a new approach of algorithm optimisation. The four operations substitution bytes, shifting rows, mixing column, and adding round key are used to build the AES algorithm. After encryption, the encrypted message will be sent across the channel. The message will be decrypted at the recipient end using the same encryption key. The key size of the 256-bit AES method is 256 bits, yet all of data size is just 128 bits. Data contain the encrypted message, the text of the cypher, and the decrypted message.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Sharma RK, Rajeswara Rao M (2017) FPGA implementation of combined S-box and InvS-box of AES. In: 2017 4th international conference on signal processing and integrated networks (SPIN)
Iyer NC, Anandmohan PV, Poornaiah DV (2010) Mix/InvMixColumn decomposition and resource sharing in AES
Parhi KK, Zhang X (2004) High speed VLSI designs for the AES algorithm. IEEE 12(9)
Kumar A, Shaik F, Rahim BA, Kumar DS (2016) Signal and image processing in medical applications. Springer, Heidelberg. https://doi.org/10.1007/978-981-10-0690-6
Stallings W (2007) Data and computer communications. Pearson Education India
Majumdar A, Bhargav S, Chen L, Ramudit S (2008) 128 bit AES decryption. CSEE 4840-embedded system design, Columbia University
Vyawahare MV, Kshirsagar RV, Borkar AM (2011) FPGA implementation of AES algorithm
Sai Srinivas NS, Akramuddin M (2016) FPGA based hardware implementation of AES Rijndael algorithm for Encryption and Decryption. In: 2016 international conference on electrical, electronics, and optimization methods (ICEEOT)
Zhang Y, Wang X (2010) Pipelined implementation of AES encryption based on FPGA. In: International information theory and information security conference 2010. IEEE
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Kishor Kumar, R., Yogesh, M.H., Raghavendra Prasad, K., Sharankumar, Sabareesh, S. (2024). 256-Bit AES Encryption Using SubBytes Blocks Optimisation. In: Gunjan, V.K., Kumar, A., Zurada, J.M., Singh, S.N. (eds) Computational Intelligence in Machine Learning. ICCIML 2022. Lecture Notes in Electrical Engineering, vol 1106. Springer, Singapore. https://doi.org/10.1007/978-981-99-7954-7_56
Download citation
DOI: https://doi.org/10.1007/978-981-99-7954-7_56
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-7953-0
Online ISBN: 978-981-99-7954-7
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)