Abstract
Field programmable gate arrays (FPGAs) lie in the area between programmable logic devices (PLDs) and the application-specific integrated circuits (ASICs). They have the property of functionality customization and can be used to implement a complex and large function with millions of logic gates. FPGAs offer massive parallelism to achieve the better performance in the compute-intensive applications like scientific computation, image processing, and digital signal processing (DSP), etc. The closely coupled coprocessor can be used to accelerate the performance in case of compute-intensive applications. The increase in performance can be achieved using the coprocessor by off-loading the processor pipeline. In case of Virtex-4 FPGA using the PowerPC 405, these coprocessing functions can be called either by using the pre-defined instructions or with user-defined instructions (UDIs). These instructions can be used in autonomous or non-autonomous mode. The auxiliary processor unit (APU) controller in the PowerPC 405 fabric core supports up to eight UDIs to make whether to set the condition register or not. The UDIs are decoded by the APU controller and executed by the fabric coprocessor module (FCM). This APU-integrated system improves the overall solution efficiently for various signal processing applications.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Mackin, B., Woods, N.: FPGA Acceleration in High Power Computing: A Case Study in Financial Analytics. Xtreme Data, Inc., Version 1.0, November 2006.
Ng HH, Issacs D (2004) Closely Coupled Co-processors for Algorithmic Acceleration. Techfocus Media Inc., FPGA and Programmable Logic Journal
Hultan, D.: High Speed Computing & Co-processing with FPFAs. Dachboden Labs & Pico Computing, Inc, December 2004.
Roosta SH (2000) Parallel Processing and Parallel Algorithms. Springer-Verlag, New York Inc
IBM PowerPC 405 Embedded Core, @ http://www.ibm.com, 2006.
Lara, G.: Vertex-4: Breakthrough Performance at the Lowest Cost. Xilinx, Inc., January 2005.
Accelerating PowerPC Software Applications, Embedded Magazine, Issue 2, September 2005.
Ansari, A., Ryser, P., Isaacs, D.: Accelerating System Performance with APU-Enhanced Processing. Xcell Journal, First Quarter 2005.
Embedded System Tool Reference Manual, UG111 (v5.0), October 24, 2005 @ http:// www.xilinx.com.
Kaptan, H., Tangel, A., Sahin, S.: FPGA Implementation of FFT Algorithms using Floating Point Numbers. http://www.emo.org.tr/ekler/108ce39d7f26544_ek.pdf
Zhu, J., Gunther, B. K.: Towards an FPGA Based Reconfigurable Computing Environment for Neural Network Implementations. Proceedings of the Ninth International Conference on Artificial Neural Networks, 1999.
Poliac, M., Zanetti, J., Salerno, D.: Performance Measurements of Seism cardiogram Interpretation Using Neural Networks. Computer in Cardiology, IEEE Computer Society, pp 573–576, 1993.
Balasch, J., Becker, A.: Teaching HW/SW Co-design with a Zynq ARM/FPGA SoC. European Workshop on Microelectronics Education (EWME), pp. 63–66, 2018.
Koch1 G, Kebschull1 U, Rosenstiel W (1994) A prototyping environment for hardware/software co-design in COBRA project. In: Third international workshop on hardware/software co-design, pp 10–16
Accelerated System Performance with the APU Controller and XtremeDSP Slices, xapp717 (v1.1.1) Sept. 29, 2005, @ www.xilinx.com
PowerPC 405 Processor Block Reference Guide, @ http://www.xilinx.com
Power PC Instruction Set Extension Guide, @ http://www.xilinx.com.
Perry DL (2002) VHDL: programming by example, 4 edn. McGraw-Hill
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Khuntia, P., Das, A., Hazra, R. (2024). Design of Configurable Processor Using Custom Instruction with EDK for FPGA-Based Embedded System. In: Gabbouj, M., Pandey, S.S., Garg, H.K., Hazra, R. (eds) Emerging Electronics and Automation. E2A 2022. Lecture Notes in Electrical Engineering, vol 1088. Springer, Singapore. https://doi.org/10.1007/978-981-99-6855-8_39
Download citation
DOI: https://doi.org/10.1007/978-981-99-6855-8_39
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-6854-1
Online ISBN: 978-981-99-6855-8
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)