Abstract
Buses are the backbone of public transportation in urban India. The existing physical ticketing process is slow, unreliable, and inconvenient. This paper introduced a ticketing system that allows a seamless ticketing experience for the passenger. Passengers will be able to choose their desired destination and ticket count. We introduced a feature where students and senior citizens can claim their rebates as per the government-set reimbursement on bus fares. The module has been designed and synthesized with Xilinx Vivado ISE using Verilog Hardware Description Language (HDL). The ticket generation, coin, and change processing section uses Moore finite state machine (FSM), which allows simplicity in the designing process. A total power consumption of 27.34 mW and 6.134 ns delay at a maximum clock frequency of 130 MHz has been estimated for the proposed design. The RTL schematic and process simulation of the functional system has shown in this paper. The simulation has been carried out using ISim wave-view software.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
L. ZiKuan, L. Chao, Y.G. Yuan, Design and implementation of subway automatic ticketing system based on Verilog HDL, in IEEE 6th Information Technology and Mechatronics Engineering Conference (ITOEC) (Chongqing, China, 2022), pp. 420–424. https://doi.org/10.1109/ITOEC53115.2022.9734441
M. Badami, M. Haider, An analysis of public bus transit performance in Indian cities. Transp. Res. Part A: Policy Pract.41, 961–981. https://doi.org/10.1016/j.tra.2007.06.002
A. Cyril, V. George, R.H. Mulangi, Electronic ticket machine data analytics for public bus transport planning, in 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS) (Chennai, India, 2017), pp. 3917–3922. https://doi.org/10.1109/ICECDS.2017.8390198
M.J. Bin Alam, F. Zahra, M.M. Khan, Automatic bus ticketing system Bangladesh, in 2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT) (Kharagpur, India, 2021), pp. 1–4. https://doi.org/10.1109/ICCCNT51525.2021.9579826
V. Kaushik, P. Suhas, Fool proof ticketing system for public transport, in 2018 3rd International Conference on Communication and Electronics Systems (ICCES) (Coimbatore, India, 2018), pp. 56–60. https://doi.org/10.1109/CESYS.2018.8723982
V. Salauyou, Ł. Zabrocki, Coding techniques in verilog for finite state machine designs in FPGA, in Computer Information Systems and Industrial Management. CISIM 2019. Lecture Notes in Computer Science, vol. 11703, ed. by K. Saeed, R. Chaki, V. Janev (Springer, Cham, 2019). https://doi.org/10.1007/978-3-030-28957-7_41
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Venkatasatyakranthikumar, T., Dey, S., Malvika, kumar, V., Mummaneni, K. (2024). Design and Implementation of Bus Ticketing System Using Verilog HDL. In: Lenka, T.R., Saha, S.K., Fu, L. (eds) Micro and Nanoelectronics Devices, Circuits and Systems. MNDCS 2023. Lecture Notes in Electrical Engineering, vol 1067. Springer, Singapore. https://doi.org/10.1007/978-981-99-4495-8_21
Download citation
DOI: https://doi.org/10.1007/978-981-99-4495-8_21
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-4494-1
Online ISBN: 978-981-99-4495-8
eBook Packages: EngineeringEngineering (R0)