Skip to main content
SpringerLink
Log in

Implementation of Energy Efficient Full Adder for Arithmetic Application

  • Conference paper
  • First Online:
Micro and Nanoelectronics Devices, Circuits and Systems (MNDCS 2023)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 1067))

  • 300 Accesses

Abstract

This study reports the implementation of a hybrid CMOS-based 1-bit full adder (FA) circuit. The need for noise robustness, better drivability and low-energy operation for deep submicron encourage the examination of the hybrid design style. Hybrid CMOS design techniques are utilized to propose new full-featured adders with the desired performance. Module I (XOR-XNOR) generates the XOR-XNOR output simultaneously. Module II and Module III are implemented using the PTL and TG logic. In this work, 16 nm FinFET technology is used to implement a novel design of hybrid FA. The proposed design shows 29.37–71.90% and 38.96–81.56% improvement in power consumption and PDP, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. A.P. Chandrakasan, S. Sheng, R.W. Brodersen, Low-power CMOS digital design. IEICE Trans. Electron. 75(4), 371–382 (1992)

    Google Scholar 

  2. M. Agostinelli, M. Alioto, D. Esseni, L. Selmi, Leakage–delay tradeoff in FinFET logic circuits: a comparative analysis with bulk technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(2), 232–245 (2009)

    Google Scholar 

  3. Y. Zhixi, H. Jie, F. Lombardi, Transmission gate-based approximate adders for inexact computing, in Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15) (2015)

    Google Scholar 

  4. R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circ. 32(7), 1079–1090 (1997). https://doi.org/10.1109/4.597298

  5. D. Radhakrishnan, Low-voltage low-power CMOS full adder. Proc. IEEE Circ. Devices Syst. 48(1), 19–24 (2001). https://doi.org/10.1049/ip-cds:20010170

  6. A. M. Shams, T. K. Darwish, M. A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(1), 20–29 (2002)

    Google Scholar 

  7. M. Zhang, J. Gu, C.H. Chang, A novel hybrid pass logic with static CMOS output drive full-adder cell, in 2003 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 5) (IEEE, 2003), pp. V-V

    Google Scholar 

  8. S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans Very Large Scale Integration (VLSI) Syst. 14(12), 1309–1321 (2006)

    Google Scholar 

  9. M. Alioto, G. Di Cataldo, G. Palumbo, Mixed full adder topologies for high-performance low-power arithmetic circuits. Microelectron. J. 38(1), 130–139 (2007)

    Article  Google Scholar 

  10. J. Kandpal, A. Tomar, M. Agarwal, Design and implementation of 20-T hybrid full adder for high-performance arithmetic applications. Microelectron. J. 115, 105205 (2021)

    Article  Google Scholar 

  11. M. Hasan, M.S. Hussain, M. Hossain, M. Hasan, H.U. Zaman, S. Islam, A high-speed and scalable XOR-XNOR-based hybrid full adder design. Comput, Electr. Eng. 93(1), 107200 (2021)

    Google Scholar 

  12. M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst 19(4), 718–721 (2010)

    Google Scholar 

  13. J. Kandpal, A. Tomar, S. Adhikari, V. Joshi, Design of low power and high speed XOR/XNOR circuit using 90 nm CMOS technology, in 2019 2nd International Conference on Innovations in Electronics, Signal Processing and Communication (IESC). (IEEE, 2019), pp. 221–225

    Google Scholar 

  14. J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic full adder using high-performance 10-T XOR–XNOR cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst 28(6), 1413–1422 (2020)

    Google Scholar 

  15. M. Hasan, M.S. Hossain, A.H. Siddique, M. Hossain, H.U. Zaman, S. Islam, Design of a scalable low-power 1-bit hybrid full adder for fast computation. IEEE Trans. Circ. Syst. II: Express Briefs 67(8), 1464–1468 (2020)

    Google Scholar 

  16. K. Sanapala, R. Sakthivel, Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems. IET Circ. Devices Syst. 13(4), 465–470 (2019)

    Article  Google Scholar 

  17. M. Shoba, R. Nakkeeran, Energy and area-efficient hierarchy multiplier architecture based on Vedic mathematics and GDI logic. Eng. Sci. Technol. Int. J. 20(1), 321–331 (2017)

    Google Scholar 

  18. M.H. Moaiyeri, R.F. Mirzaee, K. Navi, A. Momeni, Design and analysis of a high-performance CNFET-based full adder. Int. J. Electron. 99(1), 113–130 (2012)

    Article  Google Scholar 

  19. I. Hassoune, D. Flandre, I. O’Connor, J.D. Legat, ULPFA: a new efficient design of a power-aware full adder. IEEE Trans. Circuits Syst. I Regul. Pap. 57(8), 2066–2074 (2008)

    Article  MathSciNet  Google Scholar 

  20. M. Ramachandran, S. Prince, D. Verma, Design and performance analysis of all-optical cascaded adder using SOA-based MZI. J. Comput. Electron. 17(2), 845–856 (2018)

    Article  Google Scholar 

  21. M.S. Hussain, M. Hasan, G. Agrawal, M. Hasan, A high-performance full swing 1-bit hybrid full adder cell. IET Circ. Devices Syst. 16(3), 210–217 (2021)

    Article  Google Scholar 

  22. M.S. Hussain, J. Kandpal, A. Malick, M. Hasan, An energy efficient and fast hybrid full adder circuit, in 5th International Conference on Multimedia, Signal Processing and Communication Technologies (IMPACT) (2022)

    Google Scholar 

  23. M.S. Hussain, J. Kandpal, A. Malick, M. Hasan, A high-performance hybrid full adder circuit, in 2022 IEEE 9th Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON) (2022)

    Google Scholar 

  24. A. Malick, M.S. Hussain, M. Hasan, An approximate ternary full adder using carbon nanotube field effect transistor, in 5th International Conference on Multimedia, Signal Processing and Communication Technologies IMPACT-2022

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Z.H College of Engineering and Technology, Aligarh Muslim University, Aligarh, India

    Md. Shahbaz Hussain & Mohd Hasan

  2. Graphic Era Hill University, Dehradun, India

    Jyoti Kandpal

  3. National Institute of Technology Silchar, Assam, India

    Koushik Guha

Authors
  1. Md. Shahbaz Hussain
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jyoti Kandpal
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohd Hasan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Koushik Guha
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Md. Shahbaz Hussain .

Editor information

Editors and Affiliations

  1. Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Silchar, Assam, India

    Trupti Ranjan Lenka

  2. Department of Process Device and Compact Modeling, Prospicient Devices, Milpitas, CA, USA

    Samar K. Saha

  3. Department of Electronic Materials Engineering, Research School of Physics, Australian National University, Canberra, ACT, Australia

    Lan Fu

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Shahbaz Hussain, M., Kandpal, J., Hasan, M., Guha, K. (2024). Implementation of Energy Efficient Full Adder for Arithmetic Application. In: Lenka, T.R., Saha, S.K., Fu, L. (eds) Micro and Nanoelectronics Devices, Circuits and Systems. MNDCS 2023. Lecture Notes in Electrical Engineering, vol 1067. Springer, Singapore. https://doi.org/10.1007/978-981-99-4495-8_20

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-4495-8_20

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-4494-1

  • Online ISBN: 978-981-99-4495-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation