Skip to main content

An Efficient Model Order Reduction of Interconnects Using Machine Learning for Timing Analysis

  • Chapter
  • First Online:
Interconnect Technologies for Integrated Circuits and Flexible Electronics

Abstract

An interconnect can be modeled as a linear RLC equivalent, and this accurate interconnect structure can be modeled by using complex and higher-order transfer functions. These complex and higher-order transfer functions generally require large resources in terms of memory and time, especially for a timing analysis tool to calculate the interconnect delay (net delay) and run time, which is very high because of higher number of poles. This chapter describes the methodology to reduce the higher-order transfer function to lower-order transfer function keeping in view that stability and response of the reduced system should be matched with the original higher-order system. The model order reduction achieves an advantage in terms of memory and time complexity. This work utilizes pole clustering and Pade's approximation techniques to reduce the order of the system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 179.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • Beyene WT (2017) Reduced-order modeling of high-speed channels using machine learning techniques: partitional and hierarchical clustering. IEEE EPEPS.

    Google Scholar 

  • Bhasker J, Chadha R (2009) Static timing analysis for nanometer designs. A Practical Approach, Springer

    Google Scholar 

  • Han J, Kamber M (2012) Data mining concepts and techniques, Waltham. Morgan Kaufmann Publishers, MA

    Google Scholar 

  • Komarasamy R, Albhonso N, Gurusamy G (2011) Order reduction of linear systems with an improved pole clustering. J Vib Control, 1876–1885

    Google Scholar 

  • Ramawat K, Bhandari M, Kumar A (2012) Model order reduction by pade approximation and improved pole clustering technique. In: Energy Technology & Ecological Concerns: A Contemporary Approach, pp 103–107.

    Google Scholar 

  • Singha J, Vishwakarma CB, Chattterjeea K (2016) Biased reduction method by combining improved modified pole clustering and improved pade approximations. Appl Math Model 1418–1426

    Google Scholar 

  • Vishwakarma CB, Prasad R (2008a) System reduction using modified pole clustering and pade approximation. In: xxii national system conference.

    Google Scholar 

  • Vishwakarma B, Prasad R (2008b) Clustering method for reducing order of linear system using padé approximation. IETE J Res 54:326–330

    Article  Google Scholar 

  • Vishwakarma CB, Prasad R (2009) MIMO system reduction using pole clustering and genetic algorithm. Model Simul Eng 1–5.

    Google Scholar 

  • Waste NHE, Harris DM (2011) CMOS VLSI design a circuits and systems perspective. Pearson Education

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kavicharan Mummaneni .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Mummaneni, K., Malvika, Kumar, V. (2024). An Efficient Model Order Reduction of Interconnects Using Machine Learning for Timing Analysis. In: Agrawal, Y., Mummaneni, K., Sathyakam, P.U. (eds) Interconnect Technologies for Integrated Circuits and Flexible Electronics. Springer Tracts in Electrical and Electronics Engineering. Springer, Singapore. https://doi.org/10.1007/978-981-99-4476-7_1

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-4476-7_1

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-4475-0

  • Online ISBN: 978-981-99-4476-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics