Abstract
Signal Processing is a primary and important task in most of the applications involving signal acquisition and digital processing. Signal conditioning can be thought of as a process of removing unwanted information and preserving the required feature of the signal. Denoising can be similarly correlated with signal conditioning in this regard. The presented work is gives an IIR filter architecture that is optimized for area and speed metric for an end application of ECG signal processing. The proposed IIR filter uses Canonic Signed Digits (CSD) for representing scaled version of filter coefficients and then the IIR filter is designed. It is observed that by using CSD-based IIR filter architecture gives an efficient approach to denoise the ECG signals, demonstrates the area reduction by 90%, and improves the speed of operation by 60% when compared with conventional design. The Matlab and Xilinx Vivado platform is used to validate the designed IIR filter and further the post-synthesis implementation details are obtained for Xilinx Virtex-7 series XC7VX485T-2FFG1761C FPGA, Verilog HDL coding is employed to develop the design and stimulus environment for the work.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Chatterjee S et al (2020) Review of noise removal techniques in ECG signals. ET Signal Process 14(Iss. 9):569–590. ISSN 1751-9675. https://doi.org/10.1049/iet-spr.2020.0104
Reference ECG signal record used in the presented work. https://physionet.org/content/ecgiddb/1.0.0/Person_01/rec_1.dat. Accessed on 08/08/2022
Datta D, Dutta HS (2021) High performance IIR filter implementation on FPGA. J Electr Syst Inf Technol 8:2. https://doi.org/10.1186/s43067-020-00025-4
Sheshadri R, Ramakrishnan S (2019) FPGA implementation of fast digital FIR and IIR filters. Wiley. https://doi.org/10.1002/cpe.5246
Shinde KD, Vijaya C (2022) Bottlenecks in finite impulse response filter architectures on a reconfigurable platform. In: Recent advances in artificial intelligence and data engineering. Springer, Singapore, pp 309–325
Gadawe NT, Fathi TA, Qaddooriand SL, Hamad RW (2021) Synthesis and implementation of IIR filter using VHDL language. In: IOP conference series: materials science and engineering. https://doi.org/10.1088/1757-899X/1152/1/012026
Nallathambi R, Veerana S, Prabhakaran D (2019) Design of area-efficient IIR filter using FPPE. Turk J Electr Eng Comput Sci. https://doi.org/10.3906/elk-1705-394
Mehra R, Thakur B (2015) Field programmable gate array based infinite impulse response filter using multipliers. Int J Electron Commun Eng
Yadav D, Nandi A (2016) Comparative analysis of digital IIR filter using add and shift method on Xilinx platform. In: International conference on control, instrumentation, communication and computational technologies (ICCICCT)
Thakur N, Mehra R FPGA based IIR filter design and analysis using different architectures. Int J Adv Res Electr Electron Instrum Eng ISSN: 2278-8875
Gaikwad KM, Chavan M Elliptic filter implementation using Xilinx system generator for processing of ECG signal. Commun Appl Electron (CAE). ISSN: 2394-4714
Shinde KD, Badiger S (2015) Analysis and comparative study of 8-bit adder for embedded application. In: 2015 international conference on control, instrumentation, communication and computational technologies (ICCICCT). IEEE. https://doi.org/10.1109/ICCICCT.2015.7475290
Shinde KD et al (2018) Impact of VLSI design techniques on implementation of parallel prefix adders. In: International conference on soft computing systems. Springer, Singapore. https://doi.org/10.1007/978-981-13-1936-5_50
Shinde KD et al (2018) A novel approach to design Braun array multiplier using parallel prefix adders for parallel processing architectures. In: International conference on soft computing systems. Springer, Singapore. https://doi.org/10.1007/978-981-13-1936-5_6
Acknowledgements
We the authors would like to thank the management and principal of KLE Dr. M S Sheshgiri College of Engineering and Technology, Belagavi Campus, KLE Technological University, Hubballi, for encouraging us to carry out the presented work and also extend our gratitude to HOD, E&CE and Project coordinator for the kind support.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Ethics declarations
Conflict of Interest
We the authors would like to declare that there is NO Conflict of Interest on the research work presented.
NO data sets were generated or created in the process. ECG signal of record mentioned in [2] is used for the presented work.
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Shinde, K.D., Khanapure, D., Shetti, N., Athavani, J., Hattiholi, N. (2024). Denoising of ECG Signal Using Optimized IIR Filter Architecture—A CSD-Based Design. In: Kalya, S., Kulkarni, M., Bhat, S. (eds) Advances in VLSI, Signal Processing, Power Electronics, IoT, Communication and Embedded Systems. VSPICE 2022. Lecture Notes in Electrical Engineering, vol 1062. Springer, Singapore. https://doi.org/10.1007/978-981-99-4444-6_11
Download citation
DOI: https://doi.org/10.1007/978-981-99-4444-6_11
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-4443-9
Online ISBN: 978-981-99-4444-6
eBook Packages: EngineeringEngineering (R0)