Skip to main content
SpringerLink
Log in

A Review of Burst Error-Correction Codes with Parallel Decoding

  • Conference paper
  • First Online:
Evolution in Signal Processing and Telecommunication Networks (ICMEET 2023)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 1155))

  • 57 Accesses

Abstract

In noisy or unreliable communication networks, data errors are avoided by using error-correction codes (ECCs), a type of error-correction technique. Burst errors are flaws that happen in a succession of bits rather than individual bits. Burst error-correcting codes employ techniques for repairing burst errors that occur one after the other. Many initiatives have been introduced to repair problems that occur at random. The source encodes the message in Hamming code by introducing superfluous bits into the message. Hamming codes can be used to find errors and fix them. CRC is used in transmission, and hamming code is used in memory disks to detect errors. Convolutional codes are transformed into burst error correctors by interleaving from random error correctors. Interleaved codes are used to confuse the receiver's ability to decode the signals. As a result, the interweaver's primary task at the transmitter is to change the incoming symbol sequence. Increasing memory reliability is the goal of decimal matrix coding. The error-correction code and its variants are discussed in this review study. Each code functions with a certain level of efficiency, as seen by its ability to rectify errors as well as how much power and space it uses.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 229.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 299.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Ahilan A, Deepa P (2015) Modified decimal matrix codes in FPGA configuration memory for multiple bit upsets. In: 2015 International conference on computer communication and informatics (ICCCI). IEEE, pp 1–5

    Google Scholar 

  2. Liu S, Xiao L, Li J, Zhou Y, Mao Z (2017) Low redundancy matrix-based codes for adjacent error correction with parity sharing. In: 2017 18th International symposium on quality electronic design (ISQED). IEEE, pp 76–80

    Google Scholar 

  3. Panem C, Gad V, Gad RS (2019) Polynomials in error detection and correction in data communication system. In: Coding theory. IntechOpen

    Google Scholar 

  4. Bakale S, Dabhade D (2015) Reed-Solomon decoder with parallel syndrome computation on FPGA: a review. Int J Sci Res (IJSR) 4(3):1131–1134

    Google Scholar 

  5. Li J, Reviriego P, Xiao L (2019) Low delay 3-bit burst error correction codes. J Electron Test 35:413–420

    Article  Google Scholar 

  6. Guo J, Xiao L, Mao Z, Zhao Q (2013) Enhanced memory reliability against multiple cell upsets using decimal matrix code. IEEE Trans Very Large-Scale Integr (VLSI) Syst 22:127–135

    Google Scholar 

  7. Sai GM, Avinash KM, Naidu LSG, Rohith MS, Vinodhini M (2020) Diagonal hamming based multi-bit error detection and correction technique for memories. In: 2020 International conference on communication and signal processing (ICCSP). IEEE, pp 0746–0750

    Google Scholar 

  8. Liu Z, Huang Z, Lee FC, Li Q (2016) Digital-based interleaving control for GaN-based MHz CRM totem-pole PFC. IEEE J Emerg Sel Top Power Electron 4:808–814

    Google Scholar 

  9. Sunita MS, Bhaaskaran VK (2013) Matrix code based multiple error correction technique for n-bit memory data. Int J VLSI Des Commun Syst 4:29

    Google Scholar 

  10. Rurik W, Mazumdar A (2016) Hamming codes as error-reducing codes. In: 2016 IEEE information theory workshop (ITW). IEEE, pp 404–408

    Google Scholar 

  11. Li J, Xiao L, Reviriego P, Zhang R (2018) Efficient implementations of 4-bit burst error correction for memories. IEEE Trans Circuits Syst II Express Briefs 65:2037–2041

    Google Scholar 

  12. Choi CH, Im GH (2010) Bit-interleaved coded multilevel modulation for single-carrier frequency-domain equalization. IEEE Commun Lett 14(3):193–195

    Article  Google Scholar 

  13. Das A, Touba NA (2019) A new class of single burst error correcting codes with parallel decoding. IEEE Trans Comput 69:253–259

    Article  MathSciNet  Google Scholar 

  14. Venkataraman S, Santos R, Das A, Kumar A (2014) A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs. In: 2014 24th international conference on field programmable logic and applications (FPL). IEEE, pp 1–4

    Google Scholar 

  15. Jihwan S, Lee HK (2020) Burst error correction for convolutional code concatenated with Hamming code with a block interleaved. In: 2020 International conference on artificial intelligence in information and communication (ICAIIC). IEEE, pp 531–533

    Google Scholar 

  16. Venkatesh L, Sri Lakshmi T (2017) Implementation of modified decimal matrix code for single upsets 4:1–8

    Google Scholar 

  17. Soni A, Raghuwanshi A (2016) FPGA-based design and implementation of decimal matrix code for enhanced memory reliability. Int J Innov Res Multi Field 2:351–357

    Google Scholar 

  18. Saiz-Adalid LJ, Reviriego P, Gil P, Pontarelli S, Maestro JA (2014) MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Trans Very Large-Scale Integr (VLSI) Syst 23:2332–2336

    Google Scholar 

  19. Köroğlu ME, Şiap İ, Akın H (2012) Cellular automata based byte error correcting codes over finite fields. AIP Conf Proc 1470(1):183–186. American Institute of Physics

    Google Scholar 

  20. Valenti MC (1999) The evolution of error control coding. Author’s PhD dissertation: iterative detection and decoding for wireless communications, Bradley Department of Electrical and Computer Engineering, Virginia Tech

    Google Scholar 

  21. Moradi M, Mozammel A (2021) Concatenated Reed-Solomon and polarization-adjusted convolutional (PAC) codes. arXiv preprint arXiv:2106.08822

  22. Umanesan G, Fujiwara E (2005) Parallel decoding cyclic burst error correcting codes. IEEE Trans Comput 54(1):87–92

    Google Scholar 

  23. Garcia-Herrero F, Sánchez-Macián A, Maestro JA (2021) Low delay non-binary error correction codes based on orthogonal Latin squares. Integration 76:55–60

    Article  Google Scholar 

  24. Kamalakannan S, Karthikeyan S, Sathyamoorthy K (2015) Implementation of error correction technique based on decimal matrix code. Int J Adv Res Trends Eng Technol (IJARTET) 2(4):1–6

    Google Scholar 

  25. Ahilan A, Deepa P (2016) Improving lifetime of memory devices using evolutionary computing-based error correction coding. In: Computational intelligence, cyber security and computational models. Springer, Singapore, pp 237–245

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IES College of Engineering, Thrissur, Kerala, 680551, India

    T. V. Sindhu

  2. Veltech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai, Tamil Nadu, 600062, India

    P. Kalpana Devi

Authors
  1. T. V. Sindhu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Kalpana Devi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to T. V. Sindhu .

Editor information

Editors and Affiliations

  1. Department of Electronics Engineering, Faculty of Engineering and Technology, Veer Bahadur Singh Purvanchal University, Jaunpur, Uttar Pradesh, India

    Vikrant Bhateja

  2. Department of Electronics and Communication Engineering, Raghu Institute of Technology, Visakhapatnam, Andhra Pradesh, India

    P. Satish Rama Chowdary

  3. Autonomous University of Baja California, Mexicali, Baja California, Mexico

    Wendy Flores-Fuentes

  4. Department of Electrical Engineering, College of Engineering, Princess Nourah bint Abdulrahman University, Riyadh, Saudi Arabia

    Shabana Urooj

  5. Department of Electronics and Communication Engineering, National Institute of Technology Mizoram, Aizawl, India

    Rudra Sankar Dhar

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Sindhu, T.V., Kalpana Devi, P. (2024). A Review of Burst Error-Correction Codes with Parallel Decoding. In: Bhateja, V., Chowdary, P.S.R., Flores-Fuentes, W., Urooj, S., Sankar Dhar, R. (eds) Evolution in Signal Processing and Telecommunication Networks. ICMEET 2023. Lecture Notes in Electrical Engineering, vol 1155. Springer, Singapore. https://doi.org/10.1007/978-981-97-0644-0_34

Download citation

  • DOI: https://doi.org/10.1007/978-981-97-0644-0_34

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-97-0643-3

  • Online ISBN: 978-981-97-0644-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation