Abstract
In the present scenario, power consumption is a vital issue in low power circuit design. The adiabatic logic and the conventional CMOS logic styles are widely used in low power VLSI design. The power saving is more effective in adiabatic circuit compared to conventional CMOS logic. In compared to gate diffusion technique, an adiabatic logic required more number of transistors, and more power is needed. The objective of this paper is to design and implement of 4:1 multiplexer using different adiabatic logic styles and gate diffusion technique and compares them in terms of the power dissipation and transistor count. The simulation has been done by using the EDA Tanner tools.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Konwar S, Singha TB, Roy S, Vanlalchaka RH (2014) Adiabatic logic based low power multiplexer and demultiplexer. In: International conference on computer communication and informatics. IEEE, Coimbatore, India, pp 1–5
Morgenshtein A, Fish A, Wagner IA (2002) Gate-diffusion input (GDI)—a technique for low power design of digital circuits: analysis and characterization. In: International symposium on circuits and systems. IEEE, Phoenix-Scottsdale, AZ, USA, pp 477–480
Padmaja M, SatyaPrakash VNV (2012) Design of a multiplexer in multiple logic styles for Low Power VLSI. Int J Comput Trends Technol 3(3):467–471
Tomita Y, Takahashi Y, Sekine T (2010) Adiabatic array logic. In: International conference on signals and electronic systems. IEEE, Gliwice, Poland, pp 269–272
Yasoda B, Kaleem Basha S (2013) Performance analysis of energy efficient and charge recovery adiabatic techniques for low power design. IOSR J Eng 3(6):14–21
Yemiscioglu G, Lee P (2012) 16-bit clocked adiabatic logic (CAL) logarithmic signal processor. In: 55th international Midwest symposium on circuits and systems. IEEE, Boise, ID, USA, pp 113–116
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Mukherjee, D.N., Biswas, S., Panda, S., Maji, B. (2021). Performance Analysis of Multiplexer Using Adiabatic Logic and Gate Diffusion Technique. In: Mukherjee, M., Mandal, J., Bhattacharyya, S., Huck, C., Biswas, S. (eds) Advances in Medical Physics and Healthcare Engineering. Lecture Notes in Bioengineering. Springer, Singapore. https://doi.org/10.1007/978-981-33-6915-3_20
Download citation
DOI: https://doi.org/10.1007/978-981-33-6915-3_20
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-33-6914-6
Online ISBN: 978-981-33-6915-3
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)