Skip to main content

Performance Analysis of Multiplexer Using Adiabatic Logic and Gate Diffusion Technique

  • Conference paper
  • First Online:
Advances in Medical Physics and Healthcare Engineering

Part of the book series: Lecture Notes in Bioengineering ((LNBE))

  • 513 Accesses

Abstract

In the present scenario, power consumption is a vital issue in low power circuit design. The adiabatic logic and the conventional CMOS logic styles are widely used in low power VLSI design. The power saving is more effective in adiabatic circuit compared to conventional CMOS logic. In compared to gate diffusion technique, an adiabatic logic required more number of transistors, and more power is needed. The objective of this paper is to design and implement of 4:1 multiplexer using different adiabatic logic styles and gate diffusion technique and compares them in terms of the power dissipation and transistor count. The simulation has been done by using the EDA Tanner tools.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • Konwar S, Singha TB, Roy S, Vanlalchaka RH (2014) Adiabatic logic based low power multiplexer and demultiplexer. In: International conference on computer communication and informatics. IEEE, Coimbatore, India, pp 1–5

    Google Scholar 

  • Morgenshtein A, Fish A, Wagner IA (2002) Gate-diffusion input (GDI)—a technique for low power design of digital circuits: analysis and characterization. In: International symposium on circuits and systems. IEEE, Phoenix-Scottsdale, AZ, USA, pp 477–480

    Google Scholar 

  • Padmaja M, SatyaPrakash VNV (2012) Design of a multiplexer in multiple logic styles for Low Power VLSI. Int J Comput Trends Technol 3(3):467–471

    Google Scholar 

  • Tomita Y, Takahashi Y, Sekine T (2010) Adiabatic array logic. In: International conference on signals and electronic systems. IEEE, Gliwice, Poland, pp 269–272

    Google Scholar 

  • Yasoda B, Kaleem Basha S (2013) Performance analysis of energy efficient and charge recovery adiabatic techniques for low power design. IOSR J Eng 3(6):14–21

    Google Scholar 

  • Yemiscioglu G, Lee P (2012) 16-bit clocked adiabatic logic (CAL) logarithmic signal processor. In: 55th international Midwest symposium on circuits and systems. IEEE, Boise, ID, USA, pp 113–116

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Mukherjee, D.N., Biswas, S., Panda, S., Maji, B. (2021). Performance Analysis of Multiplexer Using Adiabatic Logic and Gate Diffusion Technique. In: Mukherjee, M., Mandal, J., Bhattacharyya, S., Huck, C., Biswas, S. (eds) Advances in Medical Physics and Healthcare Engineering. Lecture Notes in Bioengineering. Springer, Singapore. https://doi.org/10.1007/978-981-33-6915-3_20

Download citation

Publish with us

Policies and ethics