Abstract
In signal processing applications decimal and floating-point arithmetic units are of prominent importance. IEEE has developed the IEEE 754 standard for floating-point calculations. A revised standard IEEE 754r comes in 2008 for floating-point arithmetic units. Different conditions incorporated into the IEEE 754r have originated the novel IEEE 754-2008 standard (Eisen et al. in IBM J Res Dev 51(6):1–21, 2007) [1]. A vital operation in calculations of DFP is the multiplication due to its wide range of uses therefore in current years several decimal multiplication designs in fixed and floating-point have been proposed with different results maintaining a compromise between parameters such as latency and area. Hence studying and proposing innovative multiplication alternatives in DFP format is attractive to find suitable design compromises. This paper presents a general approach to floating-point decimal numbers that are represented in the IEEE 754-2008 standard. For FPGA implementation the Verilog code is developed and synthesized in Xilinx Virtex 4 and 7 series for DFP multiplier.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Eisen, L., Ward, J.W., Taste, H.W., Mading, N., Leenstra, J., Mueller, S.M., Jacobi, C., Preiss, J., Schwarz, E.M., Carlough, S.R.: IBM power6 accelerators: Vmx and dfu. IBM J. Res. Dev. 51(6), 1–21 (2007)
Cui, X., Liu, W., Chen, X., Swartzlander, E.E., Lombardi, F.: A modified partial product generator for redundant binary multipliers. IEEE Trans. Comput. 65(4), 1165–1171 (2016)
Jia, X., Wu, G., Xie, X.: A high-performance accelerator for floating-point matrix multiplication. In: 2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC), pp. 396–402. IEEE, Dec 2017
Wahba, A.A., Fahmy, H.A.: Area efficient and fast combined binary/decimal floating point fused multiply add unit. IEEE Trans. Comput. 66(2), 226–239 (2017)
Maan, M., Bindal, A.: A Review on IEEE-754 Standard Floating Point Arithmetic Unit (2016)
Ibrahimy, M.I.: FPGA implementation of multiplier for floating-point numbers based on IEEE 754-2008 standard. J. Commun. Technol. Electr. Comput. Sci. 1, 1–6 (2015)
Sharma, B., Bakshi, A.: Design and implementation of an efficient single precision floating point multiplier using vedic multiplication. HCTL Open Int. J. Technol. Innov. Res. (IJTIR) 14, 1814–2321 (2015)
Lavanya, I.M., Sekhar, A.G.: FPGA Implementation of Single Precision Floating Point Multiplier using High-Speed Compressors (2018)
Sunesh, N.V., Sathishkumar, P.: Design and implementation of a fast floating point multiplier unit. In: 2015 International Conference on VLSI Systems, Architecture, Technology, and Applications (VLSI-SATA), pp. 1–5. IEEE, Jan 2015
Jia, X., Wu, G. Xie, X.: A high-performance accelerator for floating-point matrix multiplication. In: 2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC), pp. 396–402. IEEE, Dec 2017
Zuras, D., Cowlishaw, M., Aiken, A., Applegate, M., Bailey, D., Bass, S., Bhandarkar, D., Bhat, M., Bindel, D., Boldo, S., Canon, S.: IEEE standard for floating-point arithmetic. IEEE Std 754, 1–70 (2008)
Xilinx Inc.: Virtex-5 FPGA Data Sheet: DC and Switching Characteristics (DS202), v5.3, 5th edn, May 2010
Gao, S., Al-Khalili, D., Langlois, J.P., Chabini, N.: Decimal floating-point multiplier with binary-decimal compression based fixed-point multiplier. In: 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE), pp. 1–6. IEEE, Apr 2017
Pattimi, H., Mallavarapu, R.: Pipeline decimal multiplier using binary multipliers. In: Proceedings of 2nd International Conference on Micro-Electronics, Electromagnetics and Telecommunications, pp. 211–219. Springer, Singapore (2018)
Véstias, M., Neto, H.: Improving the area of fast parallel decimal multipliers. Microprocess. Microsyst. 61, 96–107 (2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Shaikh, S.A., Godbole, B.B., Shiurkar, U.D. (2020). IEEE 754-Based Single- and Double-Precision Floating-Point Multiplier Analysis. In: Iyer, B., Deshpande, P., Sharma, S., Shiurkar, U. (eds) Computing in Engineering and Technology. Advances in Intelligent Systems and Computing, vol 1025. Springer, Singapore. https://doi.org/10.1007/978-981-32-9515-5_8
Download citation
DOI: https://doi.org/10.1007/978-981-32-9515-5_8
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-32-9514-8
Online ISBN: 978-981-32-9515-5
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)