Abstract
The power budget is a very stringent requirement for portable instruments. In this paper, static dynamic methods for ultra-low power and voltage are identified like gate driven, bulk driven (non-conventional method), and dynamic threshold methods which are applied on basic differential amplifier cell, and comparative analysis is performed for various parameters like power dissipation, gain bandwidth product, etc. The ultra-low voltage is selected for low power dissipation and simulations performed under TSMC 180 nm Technology node. The results show that the dynamic threshold method (gate driven, bulk driven) method is superior as compared to other methods in the aspect of all performance parameters. For selected technology nodes, total power dissipation is 4nW and maximum gain 40 dB with the acceptable value of the gain bandwidth product.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Bult K (2000) Analog design in deep sub-micron CMOS. In: European solid-state circuits conference. Stockholm: IEEE, pp 126–132
Yan S, Sanchez S (2000) Low voltage analog circuit design techniques: a tutorial. IEICE Trans Analog Integr Circ Syst E00–A(2), pp 1–17
Toledo P et al (2021) 300mV-supply, sub-nW-power digital-based operational transconductance amplifier. IEEE Trans Circ Syst II: Express Briefs
Haga Y, Kale I (2009) Bulk-driven flipped voltage follower. In: Proceedings of the IEEE International Symposium on Circuits and Systems, Taipei, pp.2717–2720
Hesari SH et al (2019) Ultra low-power OTA for biomedical applications. In: 2019 United States National Committee of URSI National Radio Science Meeting (USNC-URSI NRSM). IEEE, pp 1–2
Ferreira LHC, Sameer RS (2014) A 60-dB gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process. IEEE Trans Circ Syst I: Regular Papers 61(6):1609–1617
Kulej T, Khateb F (2019) A compact 0.3-V class AB bulk-driven OTA. IEEE Trans Very Large Scale Integr (VLSI) Syst 28(1):224–232
Lv L, Zhou X, Qiao Z, Li Q (2019) Inverter-based subthreshold amplifier techniques and their application in 0.3V ΔΣ-modulators. IEEE J Solid-State Circ 54(5):1436–1445
Michel F, Steyaert MSJ (2012) A 250 mV 7.5μW 61 dB SNDR SC ΔΣ modulator using near-threshold-voltage-biased inverter amplifiers in 130 nm CMOS. IEEE J. of Solid-State Circ 47(3):709–721
Johns DA, Martin K (2008) Analog integrated circuit design. John Wiley & Sons
Rakus M, Stopjakova V, Arbet D (2018) Analysis of bdmos and dtmos current mirrors in 130 nm cmos technology. Adv Electr Electron Eng 16(2):226–232
Assaderaghi F, Sinitsky D, Parke SA, Bokor J, Ko PK, Hu C (1997) Dynamic threshold voltage MOSFET (DTMOS) for ultra low voltage VLSI. IEEE Trans Electron Devices 44(3):414–422
Acknowledgements
The author acknowledges the Visvesvaraya Ph.D. (MEITY-PHD-2805) scheme for sponsoring the research work and publication.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Panchal, D., Naik, A. (2023). Comparative Analysis of Static Bias Methods for Basic Differential Amplifier. In: Dhavse, R., Kumar, V., Monteleone, S. (eds) Emerging Technology Trends in Electronics, Communication and Networking. Lecture Notes in Electrical Engineering, vol 952. Springer, Singapore. https://doi.org/10.1007/978-981-19-6737-5_1
Download citation
DOI: https://doi.org/10.1007/978-981-19-6737-5_1
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-19-6736-8
Online ISBN: 978-981-19-6737-5
eBook Packages: Computer ScienceComputer Science (R0)