Abstract
Applications such as single-photon detection require the use of large array of counters within a small area. Linear feedback shift registers (LFSR) can be considered as the best option for such applications, where the area can be considerably reduced. Compared to a conventional binary counter, these counters enhance area and performance. In existing literature, only many-to-one LFSR structure was used. However, if LFSR counter is used for first stage and binary counters for subsequent stages could increase performance of the counter designs. In this paper, the LFSR counters are combined with binary counters and the performance in terms of area, speed and power are compared with existing multistage counters. Also instead of using a decoding logic for each stage as in existing literature, a single decoder with a multiplexer is used. This gives a reduced area. A two stage LFSR counter is implemented in Xilinx Vivado 2017.2, and the results are validated. Due to its efficacy, they can be used in deep learning and big data analysis.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
A. Ajane, P.M. Furth, E.E. Johnson, R.L. Subramnayam, Comparison of binary and LFSR counters and efficient LFSR decoding algorithm, in Proceedings of IEEE 54th INt. Midwest Symp. Circuits Syst. (MWSCAS) (2011), pp. 1–4
M. Klosowski, W. Jendernalik, J. Jakusz, G. Blakiewicz, S. Szczepanski, A CMOS pixel with embedded ADC, digital CDS and gain correction capability for massively parallel imaging array. IEEE Trans. Circuits Syst. I Reg. Pap. 64(1), 38–49 (2013)
D.W. Clark, L.J. Weng, Maximal and near maximal shift register sequences: Efficient event counters and easy discrete logarithms. IEEE Trans. Comput. 43(5), 560–568 (1994)
D. Morrison, D. Delic, M.R. Yuce, J.-M. Redoute, Multistage linear feedback shift register counters with reduced decoding logic in 130-nm CMOS for large-scale array applications. IEEE Trans. VLSI. 27(1), 103–115 (2019)
V. Sushmita, T. Selva Muniswari, M. Pune Dharshini, S. Rathina Selvi, T. Athieswari, Design of multistage linear feedback shift register based counters using CMOS logic style. Int. J. Innov. Res. Electr. Electron. Instrum. Control Eng. 8(4), 63–69 (2020)
K.J. Sham, S. Bommalingaiahnapallya, M.R. Ahmadi, R. Harjani, A 3x5-Gb/s multilane low-power 0.18-um CMOS pseudorandom bit sequence generator. IEEE Trans. Circuits Syst. II Exp. Briefs. 55(5), 432–436 (2008)
N. Mukherjee, J. Rajski, G. Mrugalski, A. Pogiel, J. Tyszer, Ring generator: an ultimate linear feedback shift register. IEEE Comput. 44(6), 64–71 (2011)
P. Alfke, Efficient shift registers, LFSR counters and long pseudorandom sequence generators, Xilinx Inc., San Jose, CA, USA, Tech, Rep, XAPP 052, 1996
W. Li, X. Yang, A parallel and reconfigurable united architecture for Fibonacci and Galois LFSR, in 7th International Conference on Intelligent Human-Machine System and Cybernetics (2015), pp. 203–206
P.K. John, P. Rony Antony, Complete data and address generation for memory testing using modified LFSR structures, in 2nd IEEE International Conference on Recent Trends in Electronics Information & Communication Technology (RTEICT) (2017), pp. 1344–1348
D. Datta, B. Datta, H.S. Dutta, Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number, in Devices for Integrated Circuit (DevIC) (2017), pp. 346–349
A. Kavitha, G. Seetharaman, T.N. Prabakar, S. Shrinithi, Design of low power TPG using LP-LFSR, in 3rd International Conference on Intelligent Systems Modelling and Simulation (2012), pp. 334–338
N. Mohan, J.P. Anita, Compact test and diagnosis pattern generation for multiple fault pairs in single run. J. Eng. Sci. Technol. 15(6), 3820–3835 (2020)
P.A. Kumar, J.P. Anita, Implementation of hybrid LBIST mechanism in digital circuits for test pattern generation and test time reduction, in Proceedings of the International Conference on Communication and Electronics Systems (2020), pp. 243–248
N. Mohan, M. Aravinda Kumar, D. Dhanush, J. Gokul Prasath, C.S. Jagan Sai Kumar, Low transition dual lfsr for low power testing. Lecture Notes Netw. Syst. 145, 397–406 (2021)
R.S. Durga, C.K. Rashmika, O.N.V. Madhumitha, D.G. Suvetha, B. Tanmai, N. Mohankumar, Design and synthesis of LFSR based random number generator, in Proceedings of the International Conference on Smart Systems and Inventive Technology (2020), pp. 438–442
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nair, N.B., Anita, J.P. (2022). Design of Multistage Counters Using Linear Feedback Shift Register. In: Ranganathan, G., Fernando, X., Shi, F. (eds) Inventive Communication and Computational Technologies. Lecture Notes in Networks and Systems, vol 311. Springer, Singapore. https://doi.org/10.1007/978-981-16-5529-6_13
Download citation
DOI: https://doi.org/10.1007/978-981-16-5529-6_13
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-5528-9
Online ISBN: 978-981-16-5529-6
eBook Packages: EngineeringEngineering (R0)