Abstract
The primary operation of any processor is to perform basic arithmetic operations. In all basic arithmetic operations, multiplication consumes more time to be performed. Multiplier is the component which performs the multiplication operation. Its performance speed is going to affect the speed of the entire processing unit. The major operation of multiplier is to generate final product from partial products. To perform this major operation, the required architecture may require more area which intends to increase in latency in operation. In order to improve the performance of processor with minimum area, fast multiplier must be employed to perform multiplication operation. With high speed, the multiplier should occupy less area and consume low power. In the design of multipliers, a new technology called superconductor RSFQ logic is extensively used in order to achieve a multiplier design with less area and minimum latency in operation. From the time of introduction of this technology, different types of RSFQ multipliers are proposed. This paper gives an comparative analysis of rapid single flux quantum(RSFQ) technology multipliers like integer multiplier, matrix multiplier, parallel carry-save pipelined multiplier, floating-point multiplier in terms of area (number of Josephson junctions) and latency.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Reference
Likharev KK, Semenov VK (1991) RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans Appl Supercond 1(1):3–28
Takagi N, Tanaka M (April, 2010) Comparisons of synchronous-clocking SFQ adders. IEICE Trans Electron E93-C(4):429–434
Kasperek AK (2012) 32-bit superconductor integer and floating-point multiplier, Ph.D. dissertation. Dept Comput Eng Stony Brook Univ (Stony Brook, NY, USA)
Tang G, Takagi K, Takagi N (April, 2017) 32 × 32-bit 4-bit bit-slice integer multiplier for RSFQ microprocessors. IEEE Trans Appl Supercond 27(3):Art. no. 1301005
Tang G, Takagi K, Takagi N (June, 2016) RSFQ 4-bit bit-slice integer multiplier. IEICE Trans Electron E99-C(6):697–702
Dorojevets M, Kasperek AK, Yoshikawa N, Fujimaki A (June, 2013) 20-GHz 8 × 8-bit parallel carry-save pipelined RSFQ multiplier. IEEE Trans Appl Supercond 23(3): Art. no. 1300104
Tang GM, Qu PY, Ye XC, Fan DR, Sun NH (October, 2018) A 32-Bit 4 × 4 bit-slice RSFQ matrix multiplier. IEEE Trans Appl Supercond 28(7)
White M, Chen Y (November, 2010) Scaled CMOS technology reliability users guide. NASA, Tech Rep WBS: 939904.01.11.10 (Cited on page 2)
Superconducting Technology Assessment (STA) (August, 2005) National Security Agency—Office of Corporate Assessments. Available: https://www.nitrd.gov/pubs/nsa/sta.pdf (Cited on pages 2, 3, 5, 6 and 9)
Mukhanov OA (2011) Energy-efficient single flux quantum technology. IEEE Trans Appl Supercond PP(99):1 (Cited on pages 2, 6 and 7)
Josephson B Possible new effects in superconductor tunneling.Phys Lett 251 {253, 1962} (Cited on page 3)
Likharev K, Semenov V (March, 1991) RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans Appl Supercondu 1(1):3 {28} (Cited on pages 3, 5, 6 and 34)
Mukhanov OA, Rylov SV, Semonov VK, Vyshenskii SV (1989) RSFQ logic arithmetic. IEEE Trans Magn 25(2):857 {860} (Cited on page 25)
Onomi T, Yanagisawa K, Seki M, Nakajima K (2001) Phase-mode pipelined parallel multiplier. IEEE Trans Appl Supercond 11(1):541–544 (Cited on page 25)
Akahori A, Tanaka M, Sekiya A, Fujimaki A, Hayakawa H (2003) Design and demonstration of SFQ pipelined multiplier. IEEE Trans Appl Supercond 13(2):559–562 (Cited on pages 25 and 26)
Kataeva I, Engseth H, Kidiyarova-Shevchenko A (May, 2006) New design of an RSFQ parallel multiply accumulate unit. Supercond Sci Technol 19:381+ (Cited on pages 26 and 27)
Yamanashi Y, et al (April, 2010) 100 GHz demonstrations based on the single-flux quantum cell library for the 10 kA/cm2 Nb multi-layer process. IEICE Trans Electron E93-C(4):440–444
Tang G, Takata K, Tanaka M, Fujimaki A, Takagi K, Takagi N (January, 2016) 4-bit bit-slice arithmetic logic unit for 32-bit RSFQ microprocessors. IEEE Trans Appl Supercond 26(1):Art. no. 1300106
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ykuntam, Y.D., Pavani, K. (2021). Comparative Analysis of Rapid Single Flux Quantum (RSFQ) Circuit Technique Multipliers. In: Sekhar, G.C., Behera, H.S., Nayak, J., Naik, B., Pelusi, D. (eds) Intelligent Computing in Control and Communication. Lecture Notes in Electrical Engineering, vol 702. Springer, Singapore. https://doi.org/10.1007/978-981-15-8439-8_11
Download citation
DOI: https://doi.org/10.1007/978-981-15-8439-8_11
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-8438-1
Online ISBN: 978-981-15-8439-8
eBook Packages: Computer ScienceComputer Science (R0)