Skip to main content
SpringerLink
Log in
Book cover

International Conference on Advances in Materials Research

ICAMR 2019: Advances in Materials Research pp 1069–1077Cite as

A Review on Analysis of Performance Parameters in Low Voltage Current Mirror Circuits

Part of the Springer Proceedings in Materials book series (SPM,volume 5)

Abstract

Electronics industries often require low voltage and low power current mirror circuits with high performance in analog and mixed VLSI signal applications. The current mirror circuits trace the input current into an output device without any degradation for any load conditions. The major challenges while designing the current mirror circuits include low input and high output resistance, low input–output voltage and low noise considerations. Different topologies are developed in current mirror circuits to overcome these limitations but it is hard to satisfy all these requirements in a single circuit design. A detailed analysis of different current mirrors circuits is very essential for modern mixed VLSI signal applications. In this paper, the performance parameters of different current mirror circuits with the various topologies like low voltage CMOS analog design, MOSFETs devices in sub-threshold region, bulk driven and FGMOS in circuit level are compared and analyzed. The comparative analysis shows that the combination of two or more topologies performs better in analog VLSI design applications.

Keywords

  • Low power CMOS
  • Bulk driven
  • FGMOS
  • Analog and mixed VLSI
  • Cascode topology

This is a preview of subscription content, access via your institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Saravana Kumar R, Mohanbabu A, Mohankumar N, Godwin Raj D (2018) Simulation of InGaAs sub-channel DG-HEMT for analogue/RF applications. Int J Electron 105(3):446–456

    CAS  Google Scholar 

  2. Bhanu Chander V, Asokan T, Ravindran B (2017) Recovering free space from a single two-point perspective image for mobile robot navigation for indoor applications. Lecture notes in mechanical engineering mechanism and robotics proceedings of iNaCoMM 2017, pp 15–26

    Google Scholar 

  3. Saravana Kumar R, Mohanbabu A, Mohankumar N, Godwin Raj D (2017) In0.7Ga0.3As/InAs/In0.7Ga0.3As composite channel double gate (DG)-HEMT devices for high-frequency applications. J Comput Electron 16(3):732–740

    Google Scholar 

  4. Lakkamraju N, Mal AK (2004) Low supply voltage high-output impedance regulated cascode current mirror. IEEE Trans Circuits Syst II Express Briefs 51(3):124–129

    CrossRef  Google Scholar 

  5. Aggarwal B, Gupta (2009) Low-voltage cascode current mirror based on bulk-driven MOSFET and FGMOS techniques. In: International conference on advances in recent technologies in communication and computing ARTCom 09, pp 473–477

    Google Scholar 

  6. Chikani J, Chaudhari P, Savani V (2012) Analysis and characterization of various current mirror topologies in 90 nm technology. Int J Emerging Technol Adv Eng 2(12)

    Google Scholar 

  7. Main MU, Dennis JO, Khir Md, Tang TB, Sutri NY (2012) Noise and bandwidth analysis for PMOS based wide cascode current mirror using 0.35 μm CMOS-MEMS technology. Int J Emerging Technol Adv Eng 2(12)

    Google Scholar 

  8. Gupta M, Srivastava R, Singh U (2014) Low voltage high performance FGMOS based Wilson current mirror. In: IEEE International conference on signal processing and integrated networks SPIN, pp 565–570

    Google Scholar 

  9. Sharma S, Rajput SS, Magotra LK, Jamuar S (2015) FGMOS based wide range low voltage current mirror and its applications. In: Asia-Pacific conference on circuits and systems, APCCAS, vol 2, pp 331–334

    Google Scholar 

  10. Rana C, Afzal N, Prasad D (2015) A high-performance bulk driven quasi floating gate MOSFET based current mirror. APCCAS’02, vol 2, pp 331–334

    Google Scholar 

  11. Hamed HFA, Kaya S (2007) Low voltage Programmable double gate MOSFETs current mirror and its application as programmable-gain current amplifier. In: IEEE conferences on electronics circuits and system, pp 391–394

    Google Scholar 

  12. Lattenberg I, Vrba K (2007) Low input impedance current Mirror for high speed data communication. In: IEEE sixth international conference on networking, ICN 07

    Google Scholar 

  13. Akbari M, Javid A, Hashemipour O (2015) A high input dynamic range, low voltage cascode current mirror and enhanced phase-margin folded cascode amplifier. In: IEEE 22nd Iranian conference on Electrical Engineering, pp 77–81

    Google Scholar 

  14. Khateb F, Biolek D, Musil V, Shehab S (2007) Low voltage current differencing transconductance amplifier. Electronic Devices Syst EDS 07:311–315

    Google Scholar 

  15. Sung S-H, Hsia J, Yu C-P (2018) A 10-bit 200-MS/s switched-current pipelined ADC for analog front end of XDSL. In: 7th International symposium on next generation electronics (ISNE)

    Google Scholar 

  16. Singh P, Gupta M (2018) Application of FGMOS based Wilson current mirror in transimpedance amplifier. In: 8th IEEE transaction on power electronics (IICPE), pp 1–5

    Google Scholar 

  17. Satuyeva B, Krestinskaya O (2018) Design and analysis of CMOS-memristive cascode current mirror. In: International conference on computing and network communications (CoCoNet)

    Google Scholar 

  18. Lin S, Zhao X, Li B, Pan X (2017) An ultra-low power common source-amplifier-based physical unclonable function. In: Proceedings of IEEE transaction. Electron devices solid-state circuits (EDSSC), pp 269–272

    Google Scholar 

  19. Zhao X, Gan P, Zhao Q, Liang D, Cao Y, Pan X, Bermak A (2019) A 124 fJ/bit cascode current mirror array based PUF with 1.50% native unstable bit ratio. IEEE Trans Circ Syst 66(9):3494–3503

    Google Scholar 

  20. Yong Z, Xiang X, Chen C, Meng J (2017) An energy efficient and wide range voltage level shifter with dual current mirror. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(12):3534–3538

    Google Scholar 

  21. Zhou J, Wang C, Liu X, Zhang X, Je M (2015) An Ultra-low voltage level shifter using revised wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage. IEEE Trans Circ Syst 62(3):697–706

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, Erode, Tamil Nadu, 638401, India

    S. Saranya, R. Saravana Kumar, S. Praveen Kumar, S. Dharani & P. M. Rubesh Anand

Authors
  1. S. Saranya
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Saravana Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. S. Praveen Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. S. Dharani
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. P. M. Rubesh Anand
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Saravana Kumar .

Editor information

Editors and Affiliations

  1. Bannari Amman Institute of Technology, Erode, Tamil Nadu, India

    G. Kumaresan

  2. Department of Mechanical Engineering, National Institute of Technology Tiruchirappalli, Tiruchirappalli, Tamil Nadu, India

    N. Siva Shanmugam

  3. Centre for Applied Research, Chennai Institute of Technology, Chennai, Tamil Nadu, India

    V. Dhinakaran

Rights and permissions

Reprints and Permissions

Copyright information

© 2021 The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Saranya, S., Saravana Kumar, R., Praveen Kumar, S., Dharani, S., Rubesh Anand, P.M. (2021). A Review on Analysis of Performance Parameters in Low Voltage Current Mirror Circuits. In: Kumaresan, G., Shanmugam, N.S., Dhinakaran, V. (eds) Advances in Materials Research. ICAMR 2019. Springer Proceedings in Materials, vol 5. Springer, Singapore. https://doi.org/10.1007/978-981-15-8319-3_106

Download citation

search

Navigation