Abstract
With the pipeline design, high data throughput is obtained. A pipeline works like an assembly line, before the prior data has finished, the new data can be processed. The core elements of the pipeline system are the flip-flops, and those flip-flops form the registers for the pipeline stages. In this paper, a proposed pipeline scheme is presented to avoid the halfway situation or unpredictable state due to the effect of flip-flops setup and hold times. A comparison with other pipeline schemes with respect to data propagation delay is also present. Conventional pipeline, wave pipeline and mesochronous pipeline systems are compared with the proposed pipeline system. The comparison process is considered with input pulses in the frequency range of 5 Hz–999 MHz and for three and four pipeline stages. The proposed pipeline system gives the best data propagation delay among the systems when the logic is introduced.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Sung RJH et al (2007) Clock-logic domino circuits for high-speed and energy efficient microprocessor pipelines. IEEE Trans Circ Syst-II: Express Briefs 54(5):460–464
Yang S et al (2007) Surfing pipelines: theory and implementation. IEEE J Solid-State Circ 42(6):1405–1414
Lee H et al (2010) Pulse width allocation and clock skew scheduling: Optimization sequential circuits based on pulsed latches. IEEE Trans Comput Aided Des Integr Circ Syst 29(3)
Rantala A et al (2007) A DLL clock generator for a high speed A/D-converter with 1 ps jitter and skew calibrator with 1 ps precision in 0.35 µm CMOS. Springer Science, analog integrated circuit signal process, pp 69–79
Han Kihyuk et al (2011) Off-chip skew measurement and compensation module (SMCM) design for built-off test chip. Springer J Electron Test 27:429–439
Mango C T. Chao et al (2004) Static statistical timing analysis for latch based pipeline design. IEEE, pp 468–472. doi:0-7803-8702
Soliman WG, Reddy DVRK (2019) Microprocessor-based prototype design of a PMDC motor with its system identification and PI controller design. SN Appl Sci 1:549
Wasim S et al (2018) Microprocessor based permanent magnetic DC motor system identification and optimal PI controller design. In: Proceedings of the 12th INDIACom, IEEE conference ID: 42835, pp 1020–1026
Soliman WG, Reddy DVRK (2019) Microprocessor-based edge computing for an internet of things (IoT) enabled distributed motion control. In: Singh M, Gupta P, Tyagi V, Flusser J, Ören T, Kashyap R (eds) Advances in computing and data sciences. ICACDS 2019. Communications in computer and information science, vol 1046. Springer, Singapore
Soliman WG, Patel VP (2015) Modified PID implementation on FPGA using distributed arithmetic algorithm. Int J Adv Eng Res Dev 2(11):44–52
Harris D et al (1997) Skew-tolerant domino circuits. ISSCC digest of technical papers, pp 416–417
Unger S (1986) Clocking schemes for high-speed digital systems. IEEE Trans Comput c-35(10):880–895
Dash PK et al (2000) An extended complex Kalman filter for frequency measurement of distorted signals. IEEE, pp 1569–1574. doi: 0-7803-5935-6/00/2000
David H et al (1997) Skew-tolerant domino circuits. In: IEEE international solid-state circuits conference, session 25/processors and logic paper/sp 25.7, pp 422–423
Chuan PK et al (2000) Delay balancing using Latches. EECS department, University of Michigan
Daniel A et al (1994) Pipelining communication in large VLSI/ULSI systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 2(1)
Joy DA et al (1993) Clock period minimization with wave pipelining. IEEE Trans Comput-Aided Des Integr Circ Syst 12(4):461–472
Boemo EI et al (1996) Wave pipelines via look-up tables. IEEE, pp 185–188. doi: 0-7803-3073-0/96/1996
McVey ES et al (1975) A digital error expansion circuit for measurement of frequency. IEEE Trans Instrum Measur 24(3):246–248
Seetharaman G, Venkataramane B, Lakshminarayanan G (2008) Automation techniques for implementation of Hybrid wave-pipelined 2D DWT. J Real-Time Image Process 3(3):217–229
Tatapudi SB, Delgadofrias JG (2006) A mesychronous high performance digital systems, 53(5)
Intel manuals, July, order Number: 003965-003 by Russian Military, http://doc.chipfind.ru/intel/8257.htm (1990)
Jordan HF (1984) Experience with pipelined multiple instruction steams. Proc IEEE 72(1):113–123 (Invited paper)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Soliman, W.G., Anusha, P.V.S., Rama Koti Reddy, D.V., Suresh Kumar, N., Keerthi Priya, B. (2021). Proposed Pipeline Clocking Scheme for Microarchitecture Data Propagation Delay Minimization. In: Chowdary, P., Chakravarthy, V., Anguera, J., Satapathy, S., Bhateja, V. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 655. Springer, Singapore. https://doi.org/10.1007/978-981-15-3828-5_8
Download citation
DOI: https://doi.org/10.1007/978-981-15-3828-5_8
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-3827-8
Online ISBN: 978-981-15-3828-5
eBook Packages: EngineeringEngineering (R0)