Abstract
Communication is a solution to achieve data transfer between various system components. In this paper, an efficient Walsh-code-based code division multiple access (WBCDMA) was implemented. The encoder and decoder blocks are developed using Walsh-code-based orthogonal codes. An eight-node WBCDMA network was developed and synthesized. WBCDMA Network-on-chip communication is realized by using Xilinx ISE 14.7 edition. The area requirements are obtained from the synthesis report and using Vivado estimation tool. The power requirements are analyzed. This paper also concentrates on the real-time applicability of the system that is possible with the help of mixed-signal processing. Xilinx system generator is used to analyze BER performance of the above system under AWGN channel condition. The simulation reveals that the 8-bit data can be simultaneously transferred to the corresponding nodes without the loss of information. The WBCDMA NoC data transfers latency of 20. The power requirements are also minimized (Ahmed et al. in IEEE Trans Very Large Scale Integr (VLSI) Syst 25(6), 2017). Noise impact on the data transfer between different nodes is almost negligible when SNR crosses above 20 dB. These systems can be used to validate the real-time implementation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dinan EH, Jabbari B (1998) Spreading codes for direct sequence CDMA and wideband CDMA cellular networks. IEEE Commun Mag 48–54
Ahmed KE, Rizk MR, Farag MM (2017) Overloaded CDMA crossbar for network-on-chip. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(6), June 2017
Wang J, Lu Z, Li Y (2015) A new CDMA encoding/decoding method for on-chip communication network. IEEE Trans Very Large Scale Integr (VLSI) Syst 1063–8210 ©2015 (IEEE)
Ahmed KE, Rizk MR, Farag MM (2016) Aggregated CDMA crossbar for network-on-chip, 978-1-5090-5721, IEEE
Karthikeyan A, Senthil Kumar P (2017) GALS implementation of randomly prioritized buffer-less routing architecture for 3D NoC. Springer, 20 June 2017
Latha HN, Palachandra MV, Raoc M (2012) Real time implementation and performance evaluation of WCDMA system over AWGN channel on TMS320C6713DSK. Procedia Technol 4:82–86
Parthibun P, Prabu T (2013) FPGA implementation of DSSS-wideband WCDMA transmitter and receiver using QPSK. Int J VLSI Embed Syst (IJVES) 04, Article 09155
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Rama Devi, S., Vedavyas, T., Satya Anuradha, M. (2021). Network-on-Chip Xilinx Implementation of WBCDMA System and Its AWGN Performance Analysis. In: Chowdary, P., Chakravarthy, V., Anguera, J., Satapathy, S., Bhateja, V. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 655. Springer, Singapore. https://doi.org/10.1007/978-981-15-3828-5_26
Download citation
DOI: https://doi.org/10.1007/978-981-15-3828-5_26
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-3827-8
Online ISBN: 978-981-15-3828-5
eBook Packages: EngineeringEngineering (R0)