Skip to main content

CFOA Based Negative Floating Capacitance Multiplier

  • Conference paper
  • First Online:
Advances in Electronics Engineering

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 619))


A floating negative capacitance multiplier circuit is proposed in the paper utilizing only two Current Feedback Operational Amplifiers (CFOAs) and total of three passive elements including two resistors for tuning the multiplication factor and a low valued integrated capacitor. The design does not need any matching conditions and possesses a very high multiplication factor with operational bandwidth of 1 MHz. The potential electronically tunable and temperature insensitive topology is also portrayed with no passive elements by incorporating Operational Trans-conductance Amplifier (OTA). Application in parasitic capacitance cancellation circuit is discussed in brief with SPICE simulations attached in support. A 100 Hz notch filter is also realized to observe the effectiveness of the design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others


  1. Ferri G, Pennisi S (1998) A 1.5 V current-mode capacitance multiplier. In: Proceeding of the tenth international conference on microelectronics, pp 9–12.

  2. Ferri G, Guerrini N (2001) High-valued passive element simulation using low-voltage low-power current conveyors for fully integrated applications. In: IEEE transactions on circuits and systems II: analog and digital signal processing, 48(4):405–409.

    Article  Google Scholar 

  3. Khan AA, Bimal S, Dey KK, Roy SS (2002) Current conveyor based R- and C- multiplier circuits. Int. J. Electron. Commun 56(5):312–316.

    Article  Google Scholar 

  4. Minael S, Yuce E, Cicekoglu O (2006) A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter. Analog Integrated Circ Sig. Process 47(2):199–202.

    Article  Google Scholar 

  5. Yuce E (2006) Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements. Int J Electron 93(10):679–688.

    Article  Google Scholar 

  6. Singh S, Jatin, Pandey N, Pandey R (2018) Precision capacitance multiplier with low power and high multiplication factor. In: 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, pp. 652–655.

  7. Ahmed MT, Khan IA, Minhaj N (1995) Novel electronically tunable C-multipliers. Electron Lett 31(1):9–11.

    Article  Google Scholar 

  8. Prommee P, Somdunyakanok M (2011) CMOS-based current-controlled DDCC and its applications to capacitance multiplier and universal filter. Int J Electron Commun 65(1):1–8.

    Article  Google Scholar 

  9. Unhavanich S, Onjan O, Tangsrirat W (2016) Tunable capacitance multiplier with a single voltage differencing buffered amplifier. In: Proceeding IMECS2016, Hong Kong

    Google Scholar 

  10. Al-absi MA (2017) New CMOS tunable floating capacitance multiplier. In: Int J Electron Lett 1–10.

    Article  Google Scholar 

  11. Yuce E (2010) A novel floating simulation topology composed of only grounded passive components. Int J Electron 97:249–262.

    Article  Google Scholar 

  12. Afzal N, Khan IA (2013) Digitally programmable floating impedance multiplier using DVCC. Int J Electron Commun Comput Technol 66(17):358–361

    Google Scholar 

  13. Siripruchyanan M, Jaikla W (2007) Floating capacitance multiplier using DVCC and CCCIIs. In: Proceedings of the International Symposium on Communications and Information Technologies (ISCIT ‘07), pp 218–221.

  14. Biolek D, Vavra J, Keskin (2018) CDTA-based capacitance multipliers. In: A.Ü. Circuits system signal process, pp 1–16.

    Article  Google Scholar 

  15. Singh S, Jatin, Pandey N, Pandey R (2019) Single OTRA based capacitance multiplier. Presented at international conference of advanced research and innovation, Delhi

    Google Scholar 

  16. Arslanalp R, Yücehan T (2007) Capacitance multiplier design by using CFOA. In: International symposium on communications and information technologies.

  17. Lahiri A, Gupta M (2011) Realization of grounded negative capacitance using CFOAs. Circuits Syst Signal Process 30:143–155.

    Article  MATH  Google Scholar 

  18. Al-Absi MA, Abuelma’atti MT (2018) A novel tunable grounded positive and negative impedance multiplier. In: IEEE Transactions on circuits and systems II: express briefs.

    Article  Google Scholar 

  19. Palumbo G, Pennissi S (2001) Current feedback amplifiers versus voltage operational amplifiers. IEEE Trans Circuits Syst I 48(5):617–623.

    Article  Google Scholar 

  20. Lidgey FJ, Hayatleh K (1997) Current-feedback operational amplifiers and applications. Electron Commun Eng J 9(4):176–182.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations


Corresponding author

Correspondence to Shashwat Singh .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Singh, S., Pandey, N., Pandey, R. (2020). CFOA Based Negative Floating Capacitance Multiplier. In: Zakaria, Z., Ahmad, R. (eds) Advances in Electronics Engineering. Lecture Notes in Electrical Engineering, vol 619. Springer, Singapore.

Download citation

  • DOI:

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-1288-9

  • Online ISBN: 978-981-15-1289-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics