Skip to main content

High Speed 64-Bit Booth Encoded Multiplier Using Compressor

  • Conference paper
  • First Online:
Intelligent Communication, Control and Devices

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 989))

  • 1215 Accesses

Abstract

The present paper is about design methodology of High speed Booth Encoded Multiplier. A Booth Multiplier consists of the Encoder, the partial product tree, carry propagate adder. The multiplicand and multiplier size (n) is 64-bit unsigned operands. Radix-16 Booth recoded multiplier is implemented using VHDL. To lessen the partial product addition, compressors are used. Using 3:2, 4:2, 5:2, 6:2, 7:2 compressors, and carry save and propagate adder, all partial products are added to get the final output product. The multiplier is implemented in VHDL using Xilinx.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Yeh, W.-C., Jen, C.-W.: High-speed Booth encoded parallel multiplier design. IEEE Trans. Comput. (2000)

    Google Scholar 

  2. Kang, J.-Y., Gaudiot, J.-L.: A simple high- speed multiplier design. IEEE Trans. Comput. (2006)

    Google Scholar 

  3. Kuang, S.-R., Wang, J.-P., Guo, C.-Y.: Modified Booth multipliers with a regular partial product array. IEEE Trans. Circuit Syst. (2009)

    Google Scholar 

  4. Gopineedi, P.D., Thapliyal, H., Srinivas, M.B.: Novel and efficient 4: 2 and 5: 2 compressors with minimum number of transistors designed for low-power operations

    Google Scholar 

  5. Bothra, R., Gulhane, P.: Power and delay analysis of 5–2 compressor. Int. J. Adv. Technol. Innov. Res. (2016)

    Google Scholar 

  6. Akoushideh, A., Najafi, A., Maybodi, B.M.: Modified architecture for 27:2 compressor. Can. J. Electr. Electron. Eng. 3(8) (2012)

    Google Scholar 

  7. Saranya, A., Rajaram, M.: An optimization of complexity level in 32 bit vedic multiplier design using adder technique. Int. J. Adv. Eng. Res. Dev. (IJAERD)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to G. M. G. Madhuri .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Madhuri, G.M.G., Kumari, C.A., Monica, C., Kumari, N.P. (2020). High Speed 64-Bit Booth Encoded Multiplier Using Compressor. In: Choudhury, S., Mishra, R., Mishra, R., Kumar, A. (eds) Intelligent Communication, Control and Devices. Advances in Intelligent Systems and Computing, vol 989. Springer, Singapore. https://doi.org/10.1007/978-981-13-8618-3_24

Download citation

Publish with us

Policies and ethics