Abstract
CMOS Flash ADC is an important device of modern electronics and useful for aerospace applications. It is also frequently used in many other applications such as satellite communications, wireless communication, medical, education, and transportation, etc. Amongst all types of ADC available in market, flash ADC is the fastest ADC. In this paper, a low-power 3-bit flash ADC has been designed and verified. Flash ADC is a power-hungry device, it means the power consumptions is very high and it is a major issue of this device. So, here, a new technique is applied to reduce the power consumption so that it can utilize durable applications with high speed. This ADC rail-to-rail supply voltage is ±1 V. The circuit is designed and simulated using Cadence analog and digital system design tools with 90 nm CMOS technology.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Prathibha B, Jyothi H (2015) Design of three stage CMOS comparator in 90 nm technology. IJSTE, vol 1, June 2015
Sridhar R, Pandey N, Bhatia V, Bhattacharyya A (2012) On improving the performance of traff’s comparator. In: 2012 IEEE 5th India international conference on power electronics (IICPE)
Gupta Y, Garg L, Khandelwal S, Gupta S, Saini S (2013) Design of low power and high speed multiplexer based thermometer to gray encoder. IEEE ISPACS, pp 501–504
Lee D, Yoo J, Choi K, Ghaznavi J (2002) Fat tree encoder design for ultra-high speed flash a/d converters. In: IEEE Midwest symposium on circuits and systems. IEEE
Rath A, Mandal SK, Das S, Dash SP (2014) A high speed CMOS current comparator in 90 nm CMOS process technology. IJCA
Jiang X, Wang Y (1998) A 200 MHz 6-bit folding and interpolating ADC in 0.5-µm CMOS. In: IEEE international conference on circuits and systems, vol 1, pp 5–8, June 1998
Panchore M, Gamad RS (2010) Low power and high speed CMOS comparator design using 0.18 μm technology. Int J Electron Eng Res 2(1):71–77
Mukherjee S, Saha D, Mostafa P, Saha D, Chatterjee S, Sarkar CK (2012) A low power, high speed, IF range flash type ADC designed with the concept of TMCC and binary counter. In: IEEE India conference (INDICON-2012)
Chakraborty A, Pandey SK, Saw, Nath V (2015) A 6nW CMOS operational amplifier for bio-medical and sensor applications. In: 2015 global conference on communication technologies (GCCT), Thuckalay, pp 242–245, 2015. https://doi.org/10.1109/gcct.2015.7342659, http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7342659&isnumber=7342608
Kundu R, Pandey A, Chakraborty S, Nath V (2017) A current mirror based two stage CMOS cascode op-amp for high frequency application. J Eng Sci & Technol (JESTEC) 12(3):686–700
Chakraborty S, Pandey A, Nath V (2017) Ultra high gain CMOS op-amp design using self-cascoding and positive feedback. Microsyst Technol 23(3):541–545. https://doi.org/10.1007/s00542-016-2971-7. Online ISSN 1432-1858
Pandey A, Javed KM, Prasad D, Nath, V, Solanki SS, Singh LK (2017) Switched capacitor circuit realization of sigma-delta adc for temperature sensor. In: Singh R, Choudhury S (eds) Proceeding of international conference on intelligent communication, control and devices. Advances in intelligent systems and computing, vol 479. Springer, Singapore, pp 1129–1135. https://doi.org/10.1007/978-981-10-1708-7_134
Prasad D, Pranav A, Nimbargi A, Singh J, Ray MK, Mishra M, Kumar M, Nath V (2017) Design of 30 MHz CMOS operational amplifier. In: Singh R, Choudhury S (eds) Proceeding of international conference on intelligent communication, control and devices. Advances in intelligent systems and computing, vol 479. Springer, Singapore, pp 519–525. https://doi.org/10.1007/978-981-10-1708-7_59
Tyagi S, Saurav S, Pandey A, Priyadarshini P, Ray M, Pal BB, Nath V (2017) A 21nW CMOS operational amplifier for biomedical application. In: Nath V (eds) Proceedings of the international conference on nano-electronics, circuits & communication systems. Lecture notes in electrical engineering, vol 403. Springer, Singapore, pp 389–396. https://doi.org/10.1007/978-981-10-2999-8_33
Kumar V, Singh KK, Pandey A, Nath V (2017) Design of comparator in sigma-delta ADC using 45 nm CMOS technology. In: Nath V (eds) Proceedings of the international conference on nano-electronics, circuits & communication systems. Lecture notes in electrical engineering, vol 403. Springer, Singapore, pp 381–387. https://doi.org/10.1007/978-981-10-2999-8_32
Prasad D, Nath V (2018) Design of CMOS integrator circuit for sigma delta ADC for aerospace application. In: Bhattacharyya S, Sen S, Dutta M, Biswas P, Chattopadhyay H (eds) Industry interactive innovations in science, engineering and technology. Lecture notes in networks and systems, vol 11. Springer, Singapore, pp 377–383. https://doi.org/10.1007/978-981-10-3953-9_36
Chakraborty S, Pandey A, Prasad D, Vedam V, Nath V (2018) Linearity improvement of gain enhanced op-amp using cross-coupled architecture. Microsyst Technol 1–10. Online ISSN: 1432-1858. https://doi.org/10.1007/s00542-018-3885-3
Zimmermann R, Fichtner W (1997) Low-power logic styles: CMOS versus pass-transistor logic. IEEE J Solid-State Circuits 32:1079–1090
Sheikhaei S, Mirabbasi S, Ivanov A (2005) An encoder for a 5GS/s 4-bit flash ADC in 0.18/spl mu/m CMOS. In: Canadian conference IEEE electrical and computer engineering, 2005, pp 698–701, May 2005
Kaess F, Kanan R, Hochet B, Declercq M (1997) New encoding scheme for high-speed flash ADC’s. In: IEEE international symposium on circuits and systems, vol 1, pp 5–8
Acknowledgements
The authors are heartily thankful to Dr. S. Pal, H.O.D of ECE Department and Dr. Mahesh Chandra, Dean Student Welfare for their constant encouragement and Prof. M. K. Mishra, VC of BIT Mesra for providing the suitable infrastructure/laboratory to carry out this research work.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nidhi, N. et al. (2019). Design of Low-Power 3-Bit CMOS Flash ADC for Aerospace Applications. In: Nath, V., Mandal, J. (eds) Proceedings of the Third International Conference on Microelectronics, Computing and Communication Systems. Lecture Notes in Electrical Engineering, vol 556. Springer, Singapore. https://doi.org/10.1007/978-981-13-7091-5_48
Download citation
DOI: https://doi.org/10.1007/978-981-13-7091-5_48
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-7090-8
Online ISBN: 978-981-13-7091-5
eBook Packages: EngineeringEngineering (R0)