Abstract
In today’s advancing world ultra-low power CMOS designs are the leading challenge in the electronic field industries and defense. The power dissipation plays a vital role in the terms of growth of battery-powered system, mobility, portability, reliability, cost, performance, environmental effects, and security. Generally, there are many techniques which are used in designing low power CMOS circuit and system. This paper emphasis on the various methodologies and power administration techniques for the design of ultra low power CMOS Sigma Delta ADC which will definitely meet the challenges in future days in aerospace application to design and fabricate high-speed low power circuits. ADC is regarded as the king of aerospace and defense applications.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Singor F, Snelgrove WM (1995) Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz. IEEE J Solid-State Circuits 30:184–192
Ong A, Wooley B (1997) A two-path bandpass sigma-delta modulator for digital IF extraction at 20 MHz. IEEE J Solid-State Circuits 32:1920–1934
Analog integrated circuits and signal processing. 35(2–3):179–187
Shem B, Kozak M, Friedman G (2004) A high-speed CMOS op-amp design technique using negative miller capacitance. In: IEEE
Kundu Ramkrishna, Pandey Abhishek, Chakraborty Subhra, Nath Vijay (2017) A current mirror based two stage CMOS cascade op-amp for high frequency application. J Eng Sci Technol (JESTEC). 12(3):686–700
Chakraborty S, Pandey A, Nath V (2017) Ultra high gain CMOS op-amp design using self-cascading and positive feedback. Microsyst Technol 23(3):541–545. https://doi.org/10.1007/s00542-016-2971-7. Springer, Berlin. Online ISSN: 1432-1858
Prasad D, Pranav A, Nimbargi A, Singh A, Kumari Ray M, Mishra M, Kumar M, Nath V (2017) Design of 30 MHz CMOS operational amplifier. In: Singh R, Choudhury S (eds) Proceeding of international conference on intelligent communication, control and devices. Advances in intelligent systems and computing, vol 479, pp 519–525. https://doi.org/10.1007/978-981-10-1708-7_59. Springer, Singapore
Tyagi S, Saurav S, Pandey A, Priyadarshini P, Ray M, Pal BB, Nath V (2017) A 21 nW CMOS operational amplifier for biomedical application. In: Nath V (eds) Proceedings of the international conference on nano-electronics, circuits and communication systems. Lecture notes in electrical engineering, vol 403, pp 389–396. https://doi.org/10.1007/978-981-10-2999-8_33. Springer, Singapore
Prasad D, Nath V (2018) Design of CMOS integrator circuit for sigma delta ADC for aerospace application. In: Bhattacharyya S, Sen S, Dutta M, Biswas P, Chattopadhyay H (eds) Industry interactive innovations in science, engineering and technology. Lecture notes in networks and systems, vol 11, pp 377–383. https://doi.org/10.1007/978-981-10-3953-9_36. Springer, Singapore
Prasad D, Nath V (2018) An ultra-low power high-performance CMOS temperature sensor with an inaccuracy of −0.3/+0.1 °C for aerospace applications. Microsyst Technol 24(3):1553–1563. https://doi.org/10.1007/s00542-017-3564-9. Springer, Berlin. Online ISSN: 1432-1858
Chakraborty S, Pandey A, Prasad D, Vedam V, Nath V (2018) Linearity improvement of gain enhanced op-amp using cross-coupled architecture. Microsyst Technol 1–10. https://doi.org/10.1007/s00542-018-3885-3. Springer, Berlin. Online ISSN: 1432-1858
Verma VK, Ranjan RK, Gupta P, Priyadarshini B, Nath V (2018) A series expansion method aided design of CCII controller for TITO system. Microsyst Technol 1–10. https://doi.org/10.1007/s00542-018-3869-3. Springer, Berlin. Online ISSN: 1432-1858
Nidhi N, Prasad D, Nath V (2019) A high-performance energy-efficient 75.17 dB two-stage operational amplifier. In: Nath V, Mandal J (eds) Nanoelectronics, circuits and communication systems. Lecture notes in electrical engineering, vol 511, pp 469–474. https://doi.org/10.1007/978-981-13-0776-8_43. Springer, Singapore. Online ISBN: 978-981-13-0776-8
Pandey A, Nath V (2016) A CMOS temperature sensor and auto-zeroing circuit with inaccuracy of −1/+0.7 °C between −30 °C to 150 °C. Microsyst Technol (Springer), Impact factor 1.192, ISSN: 1432-1858, pp 1–9, May 2016, https://doi.org/10.1007/s00542-016-2968-2
Pandey A, Nath V (2015) Study and design of 40 nW CMOS temperature sensor for space applications. 13(3):813–819. http://dx.doi.org/10.12928/telkomnika.v13i3.1426. ISSN: 1693-6930
Acknowledgements
We are thankful to our Vice-chancellor Prof. M. K. Mishra for providing the infrastructure facility to carry out this research work. I am also thankful Birla Institute of Technology Mesra, Patna Campus faculty for guiding me on this paper. I am grateful to my parent and my friends to support me in this research work.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Kumar, A., Nath, V. (2019). Design of Ultra Low Power CMOS Sigma Delta ADC for Aerospace Applications. In: Nath, V., Mandal, J. (eds) Proceedings of the Third International Conference on Microelectronics, Computing and Communication Systems. Lecture Notes in Electrical Engineering, vol 556. Springer, Singapore. https://doi.org/10.1007/978-981-13-7091-5_16
Download citation
DOI: https://doi.org/10.1007/978-981-13-7091-5_16
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-7090-8
Online ISBN: 978-981-13-7091-5
eBook Packages: EngineeringEngineering (R0)