Skip to main content
SpringerLink
Log in

Comparative Study of gm/ID Methodology for Low-Power Applications

  • Conference paper
  • First Online:
Emerging Research in Electronics, Computer Science and Technology

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 545))

Abstract

This paper provides a detailed analysis of the gm/ID design methodology for low-power applications. A systematic procedure is proposed to fix the current and transistor dimensions of analog circuits so as to meet specifications such as gain–bandwidth while optimizing power and area. The paper also provides an explanation as how short channel effects are taken into consideration when designing analog circuits. A simple differential amplifier is used to illustrate the methodology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Yang T et al (2010) A new reuse method of analog circuit design for CMOS technology migration. J Clerk Maxwell A Treatise Electr Mag, 3rd ed, vol 2. Clarendon, Oxford, 1892, pp 68–73. IEEE 978-1-4244-6734-1/10

    Google Scholar 

  2. Neff RR, Gray PR, Sangiovanni-Vincentelli A (1996) A module generator for high-speed CMOS current output digital/analog converters. IEEE J Solid-State Circuits 31:448–451

    Article  Google Scholar 

  3. Francken K, Gielen G (1999) Methodology for analog technology porting including performance tuning. IEEE Int Symp Circuits Syst 1:415–418

    Google Scholar 

  4. Phelps R, Krasnicki MJ, Rutenbar RA, Carley LR, Hellums JR (June 2000) A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC. In: IEEE design automation conference, pp 1–6

    Google Scholar 

  5. Funaba S, Kitagawa A, Tsukada T, Yokomizo G (2000) A fast and accurate method of redesigning analog subcircuits for technology scaling. Anal Integr Circ Signal Process 25(9):299–307

    Google Scholar 

  6. Hammouda S, Dessouky M, Tawfik M, Badawy W (Oct 2004) Analog IP migration using design knowledge extraction. In: IEEE custom integrated circuits conference, pp 333–336

    Google Scholar 

  7. Shyu Y, Lin C, Lin J, Chang S (2009) A gm/ID-based synthesis tool for pipelined analog to digital converters. In: 2009 International Symposium on VLSI Design, Automation and Test, Hsinchu, pp 299–302

    Google Scholar 

  8. Piccinni G, Avitabile G, Coviello G, Talarico C (2016) Gm over ID design for UWB distributed amplifier. In: 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), Abu Dhabi, pp 1–4

    Google Scholar 

  9. Enz C, Chalkiadaki M (2015) Nanoscale MOSFET modeling for low-power RF design using the inversion coefficient. In: 2015 Asia-Pacific Microwave Conference (APMC), Nanjing, pp 1–3

    Google Scholar 

  10. Ou J, Ferreira PM. Implications of small geometry effects on gm/ID based design methodology for analog circuits. In: IEEE transactions on circuits and systems II: express briefs

    Google Scholar 

  11. Hernández Sanabria E, Amaya Palacio J, Herrera HH, Van Noije W (2017) A design methodology for an integrated CMOS instrumentation amplifier for bioespectroscopy applications. In: 2017 CHILEAN conference on electrical, electronics engineering, information and communication technologies (CHILECON), Pucon, pp 1–7

    Google Scholar 

  12. Castagnola JL, García-Vázquez H, Dualibe FC (2018) Design and optimisation of a cascode low noise amplifier (LNA) using MOST scattering parameters and g/Iratio. In: 2018 IEEE 9th Latin American symposium on circuits & systems (LASCAS), Puerto Vallarta, pp 1–4

    Google Scholar 

  13. Hillebrand T, Hellwege N, Taddiken M, Tscherkaschin K, Paul S, Peters-Drolshagen, D (2016) Stochastic LUT-based reliability-aware design method for operation point dependent CMOS circuits. In: 2016 MIXDES—23rd International Conference Mixed Design of Integrated Circuits and Systems, Lodz, pp 363–368

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication, BMS College of Engineering, Bull Temple Road, Basavanagudi, Bangalore, 560019, Karnataka, India

    Namboodiri Akhil M. M. Krishnan, K. S. Vasundhara Patel & Manjunath Jadhav

Authors
  1. Namboodiri Akhil M. M. Krishnan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. S. Vasundhara Patel
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Manjunath Jadhav
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Namboodiri Akhil M. M. Krishnan .

Editor information

Editors and Affiliations

  1. Department of Electronics and Communication Engineering, PES College of Engineering, Mandya, Karnataka, India

    V. Sridhar

  2. Department of Computer Science and Engineering, PES College of Engineering, Mandya, Karnataka, India

    M.C. Padma

  3. Department of Electronics and Communication Engineering, PES College of Engineering, Mandya, Karnataka, India

    K.A. Radhakrishna Rao

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Krishnan, N.A.M.M., Vasundhara Patel, K.S., Jadhav, M. (2019). Comparative Study of gm/ID Methodology for Low-Power Applications. In: Sridhar, V., Padma, M., Rao, K. (eds) Emerging Research in Electronics, Computer Science and Technology. Lecture Notes in Electrical Engineering, vol 545. Springer, Singapore. https://doi.org/10.1007/978-981-13-5802-9_83

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-5802-9_83

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-5801-2

  • Online ISBN: 978-981-13-5802-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation