Abstract
Power dissipation is a significant issue in many digital and VLSI systems. Adiabatic logic is a promising technique in minimizing the power dissipation, and positive feedback adiabatic logic (PFAL) proves to be efficient. The arithmetic operations in the digital systems are incomplete without the use of adders and multipliers. In this paper, a 16-bit square root carry select adder (SQRT CSLA) is implemented using ripple carry adder (RCA). The limitation of power and area in SQRT CSLA using RCA is overcome by incorporating Binary to Excess-1 Converter (BEC) in place of RCA. An 8 × 8 Wallace tree multiplier (WTM) is implemented using the concept of carry-save addition. The limitation of area in WTM is overcome by implementing reduced complexity WTM (RCWTM). The adders and multipliers are realized in both static CMOS and PFAL in Cadence Virtuoso 180 nm technology and simulated in Spectre. The static CMOS-based SQRT CSLA using BEC dissipates 50.25% less power as compared to SQRT CSLA using RCA which makes SQRT CSLA using BEC a better choice w.r.t. power dissipation and area. The PFAL-based SQRT CSLA using RCA and SQRT CSLA using BEC dissipates 54.5 and 83.5% less power as compared to static CMOS designs. PFAL-based RCWTM dissipates 81.8% less power than the static CMOS design. Circuits designed using PFAL dissipates less power as compared to those designed using static CMOS logic with a tradeoff in area.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dhandapani V (2017) An efficient architecture for carry select adder. World J Eng 1–14
Abhiram T, Ashwin T, Sivaprasad B, Aakash S, Anitha JP (2017) Modified carry select adder for power and area reduction. In: Proceedings of the international conference on circuits, power and computing technologies, pp 1–8
Biradar VB, Vishwas PG, Chetan CS, Premananda BS (2017) Design and performance analysis of modified unsigned Braun and signed Baugh-Wooley multiplier. In: Proceedings of the international conference on electrical, electronics, communication, computer and optimization techniques, pp 1–6
Mandloi A, Agrawal S, Sharma S, Shrivastava S (2017) High-speed, area efficient VLSI architecture of wallace-tree multiplier for DSP-applications. In: Proceedings of the international conference on information, communication, instrumentation and control, pp 1–5
Nikil GV, Vaibhav BP, Naik VG, Premananda BS (2017) Design of low power barrel shifter and vedic multiplier with kogge-stone adder using reversible logic gates. In: Proceedings of the 6th IEEE international conference on communication and signal processing, pp 1690–1694
Alam S, Ghimiray SR, Kumar M (2017) Performance analysis of a 4-bit comparator circuit using different adiabatic logics. In: Proceedings of the innovations in power and advanced computing technologies, pp 1–5
Premananda BS, Chandana MK, Shree Lakshmi KP, Keerthi AM (2017) Design of low power 8-bit carry select adder using adiabatic logic. In: Proceedings of the international conference on communication and signal processing, pp 1764–1768
Kumar SD, Thapliyal H, Mohammad A (2018) FinSAL: a novel FinFET based secure adiabatic logic for energy-efficient and DPA resistant IoT devices. IEEE Trans Comput Aided Des Integr Circuits Syst 110–122
Bhati P, Rizvi N (2016) Adiabatic logic: an alternative approach to low power application circuits. In: Proceedings of the IEEE international conference on electrical, electronics, and optimization techniques, pp 4255–4260
Arunraj GV, Varatharajan R (2016) Design and implementation of low power and efficient adders-a review. Int J Appl Eng Res 7992–7996
Patel D, Sinha SRP, Shree M (2016) Adiabatic logic circuits for low power VLSI applications. Int J Sci Res 1585–1589
Jaiswal KB, Nithish Kumar V, Seshadri P, Lakshminarayanan G (2015) Low power wallace tree multiplier using modified full adder. In Proceedings of the 3rd international conference on signal processing, communication and networking, pp 1–4
Chinnapparaj S, Somasundareswari D (2016) Incorporation of reduced full adder and half adder into wallace multiplier and improved carry-save adder for digital FIR filter. Int J Circuits Syst 2467–2475
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ganavi, M.G., Premananda, B.S. (2019). Design of Low-Power Square Root Carry Select Adder and Wallace Tree Multiplier Using Adiabatic Logic. In: Sridhar, V., Padma, M., Rao, K. (eds) Emerging Research in Electronics, Computer Science and Technology. Lecture Notes in Electrical Engineering, vol 545. Springer, Singapore. https://doi.org/10.1007/978-981-13-5802-9_67
Download citation
DOI: https://doi.org/10.1007/978-981-13-5802-9_67
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-5801-2
Online ISBN: 978-981-13-5802-9
eBook Packages: EngineeringEngineering (R0)