Reduction of Coupling Transition by Using Multiple Encoding Technique in Data Bus and Its Power Analysis

  • V. ShavaliEmail author
  • G. M. Sreerama Reddy
  • P. Ramana Reddy
Conference paper
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 65)


In Deep submicron technology the on chip and off chip buses plays an Important Role in the total amount of power consumed by chip and embedded chip memory. The capacitance plays significant role in the power analysis and maximum amount of power is utilized by chip of capacitance and less power is utilized by the devices. So the power has to be Reduced this can be done by encoding technique which in turn reduces switching activities. There are so many techniques to reduce energy consumption. In this paper a new encoding scheme which saves power. That reduce data bus energy consumption. This method produce an energy saving method based on Similar values and multi-coding which can further reduce on-chip data bus. In this results of simulation are reduce the ratio of Switching Activity (SA) on data bus lines, maximum ratio of Energy saving (ES) and the average ratio with toggle state Bus values.


Switching values Similar Multiple values 


  1. 1.
    Zhou H, Wong DF (1998) Global routing with crosstalk constraints. In: Proceedings of 35th design automation conference, pp 374–377Google Scholar
  2. 2.
    Jafarzadeh N, Palesi M (2014) Data encoding technique for reducing energy consumption in NOC. IEEE Trans Very Large Scale Integr (VLSI) SystGoogle Scholar
  3. 3.
    Naroska, Lai (2005) Low power dynamic bus encoding for deep sub-micron design. IEEEGoogle Scholar
  4. 4.
    Micro, Burl (1997) Low-power encoding for global communication in CMOS VLSI. IEEEGoogle Scholar
  5. 5.
    Wakerly. Text book Digital Ic ApplicationsGoogle Scholar
  6. 6.
    Sarkar S, Rahul (2017) Adaptive bus encoding for transition reduction on off-chips buses with dynamically varying switching characteristics. IEEE Trans VLSIGoogle Scholar
  7. 7.
    Mingquan, Jizan, Zhihua (2016) Joint hybrid frequent value cache and multi-coding for data bus energy saving. IEEEGoogle Scholar
  8. 8.
    Tsai K-L, Ruan S-J (2005) Low power dynamic encoding for deep sub-micron design. IEEEGoogle Scholar
  9. 9.
    Chiu C-T, Huang W-C (2013) Embedded transition inversion coding with low switching activity for serial links. IEEE Trans VLSIGoogle Scholar
  10. 10.
    Alamgir M, Basith II, Supon T, Rashidzadeh R (2015) Improved bus shift coding for low power I/O. IEEEGoogle Scholar
  11. 11.
    Saini S, Mandalika SB (2011) A new bus coding technique to minimize crosstalk in VLSI. IEEEGoogle Scholar
  12. 12.
    Mahajan A, Mandalika SB (2010) Implementation of low power FFT structure using a method based on conditionally coded blocks. IEEEGoogle Scholar
  13. 13.
    Krishnan, Preethy AP. A novel techniques for low energy adaptive busGoogle Scholar
  14. 14.
    Hirose K, Yasuura H (2000) A bus delay reduction technique considering crosstalk. In: Proceedings of design automation and test in Europe conference and exhibitionGoogle Scholar
  15. 15.
    Kautz WH (1965) Fibonacci codes for synchronization control. IEEE Trans Inf Theory 11:284–292MathSciNetCrossRefGoogle Scholar
  16. 16.
    Sakurai T (1993) Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI’s. IEEE Trans Electron Devices 40(12):118–124CrossRefGoogle Scholar
  17. 17.
    Tseng H-P, Scheffer L, Sechen C (1998) Timing and crosstalk driven area routing. In: Proceedings of 35th design automation conference, pp 378–381Google Scholar
  18. 18.
    Xue T, Kuh E, Wang D (1997) Post global routing crosstalk synthesis. IEEE Trans Comput-Aided Des 16(12):1418–1430CrossRefGoogle Scholar
  19. 19.
    Abinesh, Bhargava, Suresh (2010) Transition inversion based low power data coding scheme for buffered data transfer. IEEEGoogle Scholar
  20. 20.
    Sravya G (2016) VLSI design of low power data encoding techniques for NOC. IEEEGoogle Scholar
  21. 21.
    Ojashri A, Sharma A, Saini A (2016) Quadri coding Technique to reduce self transition in VLSI interconnects. IEEEGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • V. Shavali
    • 1
    Email author
  • G. M. Sreerama Reddy
    • 2
  • P. Ramana Reddy
    • 3
  1. 1.Department of ECEJNTUAAnantapuramuIndia
  2. 2.Department of ECECBITKolarIndia
  3. 3.Department of ECEJNTUACEAAnantapuramIndia

Personalised recommendations