Abstract
Lower power consumption is one of the aspects to be considered in catering to the technical thirst of the man. Scaling is the methodology adopted in recent times, and it has been the source of driving for all the technological improvements in the recent past. Various attempts were made in the past to optimize power consumption values in the sequential circuits such as flip-flops. The comprehensive analysis was done at different technologies that projected the pitfalls in the performance of the circuit with respect to technology scaling in terms of leakage current, average power consumption, and delay. This method of applying multi-threshold voltage at different technologies paved the way to analyze the performance of the basic design of MTCMOS as well as the application such as ripple counter. The work is comprehensive approach to the performance of these circuits with performance metrics showing the better response for EMTCMOS-based designs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
K. Roy, S.C. Prasad, Low-Power CMOS VLSI Circuit Design (Wiley Inter science Publications, New York, 2000)
A.G. Singh, V. Sulochana, Low power dual edge—triggered static d flip-flop, Centre for Development of Advanced Computing, Mohali, India. Int. J. VLSI Des. Commun. Syst. (VLSICS) 4(3) (2013)
S. Shigematsu et al., A I-V high-speed MTCMOS circuit scheme for power-down applications, in 1995 Digital Technical Papers of Symposium on VLSI (Circuits), pp. 125–126, 1995
T. Kuroda et al., A 0.9 V 15OMHz lOmW 4 2-D discrete cosine transform core processor with variable-threshold- voltage scheme, 1996 Digital Technical Papers of ISSCC, pp. 166–167 (1996)
S. Mutoh et al., 1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS. IEEE JSSC 30(8), 847–854 (1995)
V. De, S. Borkar, Technology and design challenges for low power and high performance, in Proceedings of International Symposium Low Power Electronics and Design, 1999, pp. 163–168
S.T. Oskuii, Comparative Study on Low-Power High-Performance Flip-Flops. Division of Electronic Devices, Department of Electrical Engineering (Linköping University, 2003)
S. Nehra, P.K. Ghosh, Design of a low power XNOR gate using MTCMOS technique. Adv. Electron. Electr. Eng. 3(6), pp. 701–710 (2013). ISSN 2231-1297, © Research India Publications
P. Sreenivasulu, K. SrinivasaRao, A. Vinayababu, Power optimization in digital circuits through leakage current reduction by using multi threshold CMOS. IJVSPA 1(5), 25–33. ISSN 2231-3133
U. Nirmal, G., Sharma, Y. Misra, A low power high speed adders using MTCMOS technique. IJCEM Int. J. Comput. Eng. Manage. 13 (2011)
M. Anis, S. Areibi, M. Mahmoud, M. Elmasry, Dynamic and leakage power reduction in MTCMOS circuits, in Proceedings 39th Design Automation Conference, pp. 480–485 (2002). (ISBN 1-58113-461-4)
M.J. Rani, S. Malarkann, Leakage power reduction and analysis of cmos sequential circuits. Int. J. VLSI Des. Commun. Syst. (VLSICS) 3(1) (2012)
N. Nedovic, M. Aleksic, V.G. Oklobdzija, Conditional techniques for low power consumption flip-flops. Advanced Computer System Design Laboratory, Department of Electrical and Computer Engineering, University of California, ©2001 IEEE
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sreenivasulu, P. (2019). Performance Analysis of EMTCMOS Technique-Based D Flip-Flop Design at Varied Supply Voltages and Distinct Submicron Technology. In: Wang, J., Reddy, G., Prasad, V., Reddy, V. (eds) Soft Computing and Signal Processing . Advances in Intelligent Systems and Computing, vol 900. Springer, Singapore. https://doi.org/10.1007/978-981-13-3600-3_41
Download citation
DOI: https://doi.org/10.1007/978-981-13-3600-3_41
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-3599-0
Online ISBN: 978-981-13-3600-3
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)