Abstract
Functional simulation verification is an important part for Field Programmable Gate Array (FPGA) product verification. Many problems had been encountered in FPGA verification in nuclear instrument control system when adopting traditional verification methods, such as long verification cycle, poor reusability of verification testbench, low level of automation, etc. Universal Verification Methodology (UVM) has the characteristics of reusability, extensibility and automatic. We introduced UVM for FPGA verification, which improved the efficiency and quality of verification process, and saved the project time. At present, this technology had been applied in the IO product verification of Diverse Actuation System (DAS) and achieved good results, and this approach will be applied gradually in the project.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Chen, Y.J., Zhang, C.L., et al.: Research on the application of FPGA in diversity system of nuclear power plants. Process. Autom. Instrum. 35(2), 46–49 (2014)
Chen, D.L., Zhang, Y., et al.: FPGA technology application in diversity actuation system of nuclear power plant. At. Energy Sci. Technol. B11, 976–979 (2014)
Liu, R., Li, C.L.: Verification and validation for FPGA based safety class I&C system of nuclear power plant. Nucl. Electron. Detect. Technol. 1, 103–106 (2014)
Pan, Y.J., Long, K.: Implementation of efficient and reusable Soc functional verification based on UVM. Electron. World 3, 180–183 (2016)
Xie, Z., Wang, T., et al.: A RISC CPU oriented reusable functional verification platform based on UVM. Acta Sci. Nat. Univ. Pekin. 50(2), 221–227 (2014)
Xu, J.P., Li, S.S., et al.: Adopting universal verification methodology to achieve reusability and automation verification. Microelectron. Comput. 11, 14–17 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Lv, XH., Zhang, YT., Cao, ZS., Wu, F., Dong, LL. (2019). A Reusable Functional Simulation Verification Method Based on UVM for FPGA Products in DAS. In: Xu, Y., Xia, H., Gao, F., Chen, W., Liu, Z., Gu, P. (eds) Nuclear Power Plants: Innovative Technologies for Instrumentation and Control Systems. SICPNPP 2018. Lecture Notes in Electrical Engineering, vol 507. Springer, Singapore. https://doi.org/10.1007/978-981-13-3113-8_3
Download citation
DOI: https://doi.org/10.1007/978-981-13-3113-8_3
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-3112-1
Online ISBN: 978-981-13-3113-8
eBook Packages: EnergyEnergy (R0)