Abstract
With concern of global warming, low power design is an important research domain for scientist and engineers. Focusing upon the energy saving trend, this paper compares the performance analysis of all possible fin shapes in a 16 nm Bulk FinFET device from low power design perspective. Performance metrics include transconductance, transconductance generation factor (TGF), on/off current ratio, Subthreshold swing (SS), Drain Induced Barrier Lowering (DIBL) and power consumption. Low power system design feasibility with the optimized round fin shape resulting from the comparative analysis is justified by implementing N and P FinFET devices with perfectly matched VI characteristics. Prospective usage to meet recent developments in system design and control engineering with power optimization and scalability success in round FinFET device is also reviewed through this work.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Moore, M.: International Technology Roadmap (2015)
Ferain, I., Colinge, C.A., Colinge, J.-P.: Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors. Nature 479, 310–316 (2011)
Yi-Bo, Z., Lei, S., Hao, X., Jing-Wen, H., Yi, W., Sheng-Dong, Z.: Comparative study of silicon nanowire transistors with triangular-shaped cross sections. Jpn. J. Appl. Phys. 54, 04DN01 (2015)
Fasarakis, N., Tassis, D.H., Tsormpatzoglou, A., Papathanasiou, K., Dimitriadis, C.A.: Compact modeling of Nano-Scale Trapezoidal Cross-Sectional FinFETs, pp. 13–16. IEEE, Piscataway (2013)
Gaynor, B.D., Hassoun, S.: Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design. IEEE Trans. Electron Devices 61, 2738–2744 (2014)
Nam, H., Shin, C.: Impact of current flow shape in tapered (versus rectangular) FinFET on threshold voltage variation induced by work-function variation. IEEE Trans. Electron Devices 61, 2007–2011 (2014)
Xu, W., Yin, H., Ma, X., Hong, P., Xu, M., Meng, L.: Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate. Nanoscale Res. Lett. 10, 249 (2015)
Li, Y., Hwang, C.H.: Effect of fin angle on electrical characteristics of nanoscale round-top-gate bulk FinFETs. IEEE Trans. Electron Devices 54, 3426–3429 (2007)
Shukla, S., Gill, S.S., Kaur, N., Jatana, H.S., Nehru, V.: Comparative Simulation Analysis of Process Parameter Variations in 20 nm Triangular FinFET. Active and Passive Electronic Components (2017)
Yeap, G.K.: Practical Low Power Digital VLSI Design (1998)
Cao, Y.: Predictive Technology Model for Robust Nanoelectronic Design (2011)
Boukortt, N., Hadri, B., Patanè, S., Caddemi, A., Crupi, G.: Electrical Characteristics of 8-nm SOI n-FinFETs. Silicon 8, 497–503 (2016)
Bhattacharya, D., Jha, N.K.: FinFETs: From Devices to Architectures. Adv. Electron. 2014, 1–21 (2014)
Mangesh, S., Chopra, P.K., Saini, K.K.: Quantum effect in Nanoscale SOI FINFET device structure: a simulation study. In: Proceedings of 2nd International Conference on 2017 Devices for Integrated Circuit, DevIC 2017 (2017)
Vidya, V., Sciences, C.: Thin-Body Silicon FET Devices and Technology. Spring (2007)
Chauhan, Y.S., Lu, D.D., Venugopalan, S., Karim, M.A., Niknejad, A., Hu, C.: Compact Models for sub-22 nm MOSFETs 2, pp. 720–725 (2011)
Genius Simulator User’s Guide from Cogenda
Mohapatra, S.K., Pradhan, K.P., Sahu, P.K., Kumar, M.R.: The performance measure of GS-DG MOSFET: An impact of metal gate work function. Adv. Nat. Sci. Nanosci. Nanotechnol. 5 (2014)
Eng, Y.C., Hu, L., Chang, T.F., Hsu, S., Chiou, C.M., Wang, T., Yang, C.W., Lin, C.T., Wang, I.C., Chen, M.C., Lai, A., Wang, P.W., Hsu, C.J., Pang, W.Y., Kuo, C.H., Cheng, O., Wang, C.Y.: A new figure of merit, Δ VDIBLSS/(Id, sat/Isdleak), to characterize short-channel performance of a bulk-Si n-channel FinFET device. IEEE J. Electron Devices Soc. 5, 18–22 (2017)
Yeh, W.K., Zhang, W., Yang, Y.L., Dai, A.N., Wu, K., Chou, T.H., Lin, C.L., Gan, K.J., Shih, C.H., Chen, P.Y.: The observation of width quantization impact on device performance and reliability for High-k/metal tri-gate FinFET. IEEE Trans. Device Mater. Reliab. 16, 610–616 (2016)
Rabaey, J.M., Pedram, M.: Low Power Design Methodology (1996)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Mangesh, S., Chopra, P.K., Saini, K.K., Saini, A. (2019). Exploring Low Power Design Through Performance Analysis of FinFET for Fin Shape Variations. In: Deb, D., Balas, V., Dey, R. (eds) Innovations in Infrastructure. Advances in Intelligent Systems and Computing, vol 757. Springer, Singapore. https://doi.org/10.1007/978-981-13-1966-2_46
Download citation
DOI: https://doi.org/10.1007/978-981-13-1966-2_46
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-1965-5
Online ISBN: 978-981-13-1966-2
eBook Packages: EngineeringEngineering (R0)