Skip to main content

A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata

  • Conference paper
  • First Online:
Microelectronics, Electromagnetics and Telecommunications

Abstract

Quantum cell automata (QCA) are the best possible alternative to the conventional CMOS technology due to its low power consumption, less area and high-speed operation. This paper describes synthesizable QCA implementation of squaring. Vedic sutras used for squaring are defined over algorithm construction. Based on the concept of the Vedic sutra, this paper has carried out 2-bit square and 4-bit square, projective to affine logic gates construction. Importantly for miniaturization of devices, the QCA based square is the operation on which the area of circuits relies on. This means that significantly lower QCA parameters can be used in the square than in other competitive square circuits such as Wallace, Dadda, serial-parallel, and Baugh-Wooley.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Porod W (1997) Quantum-dot devices and quantum-dot cellular automata. J Frank Inst 334(5–6):1147–1175

    Article  Google Scholar 

  2. Sridharan K, Pudi V (2015) Design of basic digital circuits in QCA. In: Design of arithmetic circuits in quantum dot cellular automata nanotechnology. Studies in computational intelligence, vol 599. Springer, Cham (2015)

    Google Scholar 

  3. Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology. 4:49–57

    Article  Google Scholar 

  4. Paar C, Fleischmann P, Soria-Rodriguez P (1999) Fast arithmetic for public-key algorithms in Galois fields with composite exponents. IEEE Trans Comput 48(10):1025–1034

    Article  MathSciNet  Google Scholar 

  5. Sethi K, Panda R (2012) An improved squaring circuit for binary numbers. International J Adv Comput Sci Appl 3(2):111–116

    Google Scholar 

  6. Mishra NK, Wairya S (2013) Low Power 32 × 32 bit multiplier architecture based on Vedic mathematics using virtex 7 low power device. Int J Res Rev Eng Sci Technol. 2(2)

    Google Scholar 

  7. Thapliyal H, Kotiyal S, Srinivas MB (2005) Design and analysis of a novel parallel square and cube architecture based on ancient Indian Vedic mathematics. In:48th Midwest Symposium on IEEE Circuits and systems, pp 1462–1465

    Google Scholar 

  8. Chidgupkar PD, Karad MT (2004) The implementation of Vedic algorithms in digital signal processing. Glob J Eng Educ 8(2):153–158

    Google Scholar 

  9. Pradhan M, Panda R (2010) Design and Implementation of Vedic Multiplier. AMSE J Comput Sci Stat Fr 15:1–19

    Google Scholar 

  10. Pradhan M, Panda R (2012) Speed optimization of Vedic multiplier. AMSE J Gen Math 49:21–35

    Google Scholar 

  11. Pradhan M, Panda R (2013) High speed multiplier using Nikhilam Sutra algorithm of Vedic mathematics. Int J Electron 101(3):300–307 (2014). https://doi.org/1080/00207217.2013.780298

  12. Kasliwal PS, Patil BP, Gautam DK (2011) Performance evaluation of squaring operation by Vedic mathematics. IETE J Res 57(1):39–41

    Article  Google Scholar 

  13. Barik RK, Pradhan M (2015) Area-time efficient square architecture. Adv Model Anal D 20(1):21–34

    Google Scholar 

  14. Pushpangadan R, Sukumaran V, Innocent R, Sasikumar D, Sundar V (2009) High speed vedic multiplier for digital signal processors. IETE J Res 55(6):282–286

    Article  Google Scholar 

  15. Vankamamidi V, Ottavi M, Lombardi F (2008) Two-dimensional schemes for clocking/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27(1):34–44

    Article  Google Scholar 

  16. Misra NK, Wairya S, Sen B (2017) Design of conservative, reversible sequential logic for cost efficient emerging nano circuits with enhanced testability. Ain Shams Eng J

    Google Scholar 

  17. Walus K, Dysart TJ, Jullien GA, Budiman RA (2004) QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26–31

    Article  Google Scholar 

  18. Walus K, Jullien G, Dimitrov V (2003) Computer aritmetic structures for quantum cellular automata. In: Record of Thirty-seventh Asilomar Conference on Signals, System and Computers, pp 1435–1439

    Google Scholar 

  19. Cho H, Swartzlander EE Jr (2009) Adder and multiplier design in quantum-dot cellular automata. IEEE Trans Comput 58(6):721–727

    Article  MathSciNet  Google Scholar 

  20. Kim SW, Swartzlander EE (2009) Parallel multipliers for quantum-dot cellular automata. In: Nanotechnology Materials and Devices Conference, 2009. NMDC’09. IEEE, pp 68–72

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bandan Kumar Bhoi .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Bhoi, B.K., Misra, N.K., Pradhan, M. (2019). A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata. In: Panda, G., Satapathy, S., Biswal, B., Bansal, R. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 521. Springer, Singapore. https://doi.org/10.1007/978-981-13-1906-8_3

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-1906-8_3

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-1905-1

  • Online ISBN: 978-981-13-1906-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics