Skip to main content

FPGA-Based Architecture for Implementation of Discrete Sine Transform

  • Conference paper
  • First Online:
Advances in System Optimization and Control

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 509))

  • 665 Accesses

Abstract

This paper presents architecture for discrete sine transform (DST) algorithm using VHDL description and its implementation on field programmable gate array (FPGA). Several algorithms have been proposed to implement the DST in its recursive structure form and focus on minimizing the number of additions and multiplications. The hardware designs of the algorithms are largely ignored. The implementation of DST algorithm on the FPGA is motivated by the fact that large memory FPGAs are now available providing a platform for processing real-time algorithms on application-specific hardware with substantially higher performance.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. J.G. Proakis, D.G. Manolakis, Digital Signal Processing Principles, Algorithms, and Applications, 2nd edn. (Prentice Hall, Englewood Cliffs, New Jersey, 1992)

    Google Scholar 

  2. L.R. Rabiner, B. Gold, Theory and Application of Digital Signal Processing (Prentice Hall, Englewood Cliffs, New Jersey, 1975)

    Google Scholar 

  3. R.C. Gonzalez, P. Wintz, Digital Image Processing (Addison-Wesley, Reading, MA, 1977)

    MATH  Google Scholar 

  4. N. Ahamed, T. Natarajan, K.R. Rao, Discrete cosine transform. IEEE Trans. Comput. COM-23, 90–93 (1974)

    Google Scholar 

  5. A.K. Jain, A fast Karhunen-Loeve transform for a class of random processes. IEEE Trans. Commun. COM-24, 1023–1029 (1976)

    Article  MathSciNet  Google Scholar 

  6. S. Cheng, Applications of the sine transform method in time of flight positron emission image reconstruction algorithms. IEEE Trans. Biomed. Eng. BME-32, 185–192 (1985)

    Article  Google Scholar 

  7. K. Rose, A. Heiman, I. Dinstein, DCT/DST alternate-transform image coding. IEEE Trans. Commun. 38(1), 94–101 (1990)

    Article  Google Scholar 

  8. Z. Wang, L. Wang, Interpolation using the fast discrete sine transform. Sig. Process. 26, 131–137 (1992)

    Article  Google Scholar 

  9. P. Yip, K.R. Rao, A fast computation algorithm for the discrete sine transform. IEEE Trans. Commun. COM-28(2), 304–307 (1980)

    Article  Google Scholar 

  10. A. Gupta, K.R. Rao, An efficient FFT algorithm based on the discrete sine transform. IEEE Trans. Sig. Process. 39(1), 486–490 (1991)

    Article  Google Scholar 

  11. A. Gupta and K.R. Rao, A fast recursive algorithm for the discrete sine transform. IEEE Trans. Acoust. Speech Sig. Process. ASSP-38(3), 553–57 (1990)

    Article  Google Scholar 

  12. F.Y. Huang, P.Z. Lee, in Design of Algorithms for the Discrete Sine Transform. Proceedings of International Computer Symposium, Taichung, Taiwan, December 1992, pp. 733–42

    Google Scholar 

  13. P.Z. Lee, F.Y. Huang, Restructured recursive DCT and DST algorithms. IEEE Trans. Sig. Process. 43(7), 1600–1609 (1994)

    Google Scholar 

  14. S. An, C. Wang, Recursive algorithm, architectures and FPGA implementation of the two-dimensional discrete cosine transform. IET Image Process. 2(6), 286–294 (2008)

    Article  MathSciNet  Google Scholar 

  15. E.D. Kusuma, T.S. Widodo, in FPGA Implementation of Pipelined 2D-DCT and Quantization Architecture for JPEG Image Compression. International Symposium on Information Technology (ITSim), vol. 1 (Kuala Lumpur, 15–17, June 2010), pp. 1–6

    Google Scholar 

  16. M. Jridi, A. Alfalou, in A Low-Power, High-Speed DCT Architecture for Image Compression: Principle and Implementation. 18th IEEE/IFIP, VLSI System on Chip Conference (VLSI-SoC), 27–29 September 2010, pp. 304–309

    Google Scholar 

  17. Z. Guo, B. Buyukkurt, W. Najjar, K. Vissers, in Optimized Generation of Data-Path from C Codes for FPGAs. Proceedings of the Conference on Design, Automation and Test in Europe, vol. 1 (March 2005), pp. 112–117

    Google Scholar 

  18. Jain Priyanka, B. Kumar, S.B. Jain, Discrete sine transform and its inverse realization through recursive algorithms. Int. J. Circ. Theor. Appl., Wiley Interscience 36, 441–449 (2007)

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Anamika Jain .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Jain, A., Pandey, N., Jain, P. (2019). FPGA-Based Architecture for Implementation of Discrete Sine Transform. In: Singh, S., Wen, F., Jain, M. (eds) Advances in System Optimization and Control. Lecture Notes in Electrical Engineering, vol 509. Springer, Singapore. https://doi.org/10.1007/978-981-13-0665-5_2

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-0665-5_2

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-0664-8

  • Online ISBN: 978-981-13-0665-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics