Skip to main content

Design of a Power Efficient ALU Using Reversible Logic Gates

  • Conference paper
  • First Online:
Book cover ICCCE 2018 (ICCCE 2018)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 500))

  • 1120 Accesses

Abstract

Today’s VLSI design technology is moving very quickly into low power, high speed and micro areas of development. Reversible logic has played an important role in this, notably in quantum computing and DNA computing, and presently moving into optical computing also. It is also found that under some ideal conditions it can produce zero power dissipation. A known fact that an arithmetic logic unit (ALU) is one of the core components of a the CPU in a computer. The design of an ALU using different reversible logic gates is proposed. The proposed reversible logic-based ALU is implemented using a Mentor Graphics tool in 130 nm technology for power efficiency. The power dissipation of two proposed ALU designs and a conventional area-based ALU have been compared. The conventional ALU dissipates the power 10% reversible logic-based ALU.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 279.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quant Inf Process 8(4):297–318

    Google Scholar 

  2. Haghparast M, Jassbi SJ, Navi K, Hashemipour O (2008) Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl Sci J 3:974–978

    Google Scholar 

  3. Nachtigal M, Thapliyal H, Ranganathan N (2010) Design of a reversible single precision floating point multiplier based on operand decomposition. In: Proceedings of 10th IEEE international conference on nanotechnology (To appear)

    Google Scholar 

  4. Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J Emer Technol Comput Syst

    Google Scholar 

  5. Toffoli T (1980) Reversible computing. Technical Report MIT/LCS/TM-151

    Google Scholar 

  6. Peres A (1985) Reversible logic and quantum computers. Phys Rev 32(6):3266–3276

    Google Scholar 

  7. Feynman R (1982) Simulating physics with computers. Int J Theoret Phys

    Google Scholar 

  8. Smolin J, Divincenzo D (1996) Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys Rev A 53:2855–2856

    Article  Google Scholar 

  9. Feynman R (1986) Quantum mechanical computers. Found Phys 16(6)

    Google Scholar 

  10. Fredkin E, Toffoli T (1980) Conservative logic. Int J Theor Phys 21:219–253

    Article  MathSciNet  Google Scholar 

  11. Morrison M, Ranganathan N (2011) Design of a reversible ALU based on novel programmable reversible logic gate structures. In: 2011 IEEE computer society annual symposium on VLSI, 978-0-7695-4447-2/11 $26.00 © IEEE

    Google Scholar 

Download references

Acknowledgements

This work is sponsored and assisted by Annamacharya Institute of Technology and Sciences, Rajampet, India and we are thankful to that organization.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to B. Abdul Rahim .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Abdul Rahim, B., Dhananjaya, B., Fahimuddin, S., Bala Dastagiri, N. (2019). Design of a Power Efficient ALU Using Reversible Logic Gates. In: Kumar, A., Mozar, S. (eds) ICCCE 2018. ICCCE 2018. Lecture Notes in Electrical Engineering, vol 500. Springer, Singapore. https://doi.org/10.1007/978-981-13-0212-1_49

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-0212-1_49

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-0211-4

  • Online ISBN: 978-981-13-0212-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics