Advertisement

Design of a Power Efficient ALU Using Reversible Logic Gates

  • B. Abdul RahimEmail author
  • B. Dhananjaya
  • S. Fahimuddin
  • N. Bala Dastagiri
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 500)

Abstract

Today’s VLSI design technology is moving very quickly into low power, high speed and micro areas of development. Reversible logic has played an important role in this, notably in quantum computing and DNA computing, and presently moving into optical computing also. It is also found that under some ideal conditions it can produce zero power dissipation. A known fact that an arithmetic logic unit (ALU) is one of the core components of a the CPU in a computer. The design of an ALU using different reversible logic gates is proposed. The proposed reversible logic-based ALU is implemented using a Mentor Graphics tool in 130 nm technology for power efficiency. The power dissipation of two proposed ALU designs and a conventional area-based ALU have been compared. The conventional ALU dissipates the power 10% reversible logic-based ALU.

Keywords

Quantum computing Arithmetic logic unit CMOS 130 nm technology 

Notes

Acknowledgements

This work is sponsored and assisted by Annamacharya Institute of Technology and Sciences, Rajampet, India and we are thankful to that organization.

References

  1. 1.
    Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quant Inf Process 8(4):297–318Google Scholar
  2. 2.
    Haghparast M, Jassbi SJ, Navi K, Hashemipour O (2008) Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl Sci J 3:974–978Google Scholar
  3. 3.
    Nachtigal M, Thapliyal H, Ranganathan N (2010) Design of a reversible single precision floating point multiplier based on operand decomposition. In: Proceedings of 10th IEEE international conference on nanotechnology (To appear)Google Scholar
  4. 4.
    Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J Emer Technol Comput SystGoogle Scholar
  5. 5.
    Toffoli T (1980) Reversible computing. Technical Report MIT/LCS/TM-151Google Scholar
  6. 6.
    Peres A (1985) Reversible logic and quantum computers. Phys Rev 32(6):3266–3276Google Scholar
  7. 7.
    Feynman R (1982) Simulating physics with computers. Int J Theoret PhysGoogle Scholar
  8. 8.
    Smolin J, Divincenzo D (1996) Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys Rev A 53:2855–2856CrossRefGoogle Scholar
  9. 9.
    Feynman R (1986) Quantum mechanical computers. Found Phys 16(6)Google Scholar
  10. 10.
    Fredkin E, Toffoli T (1980) Conservative logic. Int J Theor Phys 21:219–253MathSciNetCrossRefGoogle Scholar
  11. 11.
    Morrison M, Ranganathan N (2011) Design of a reversible ALU based on novel programmable reversible logic gate structures. In: 2011 IEEE computer society annual symposium on VLSI, 978-0-7695-4447-2/11 $26.00 © IEEEGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • B. Abdul Rahim
    • 1
    Email author
  • B. Dhananjaya
    • 2
  • S. Fahimuddin
    • 1
  • N. Bala Dastagiri
    • 1
  1. 1.Department of Electronics and Communication EngineeringAnnamacharya Institute of Technology and SciencesRajampetIndia
  2. 2.Department of Electronics and Communication EngineeringBheema Institute of Technology and SciencesAdoniIndia

Personalised recommendations