Advertisement

Reduction of Kickback Noise in a High-Speed, Low-Power Domino Logic-Based Clocked Regenerative Comparator

  • N. Bala DastagiriEmail author
  • K. Hari Kishore
  • G. Vinit Kumar
  • M. Janga Reddy
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 500)

Abstract

The comparator is the most significant element in the design of ADCs. Also there is a lot of demand for low-power, high-speed VLSI circuits. Therefore to maximize power efficiency and speed in ADCs, there is a desire to design high-performance clocked regenerative comparators. The regenerative latch of the comparator is responsible for taking decisions quickly and accurately. Normally, the accuracy of an ADC is degraded due to disturbance in the input voltage called kickback noise, which usually occurs with large variations of voltage at coupled regenerative nodes. This paper describes an analysis of the minimization of kickback noise in a clocked regenerative double tail comparator. To improve further on the double tail comparator, a new domino logic-based regenerative comparator is realized with high speed, low power and reduced kickback noise at low supply voltages. The simulated results using 130 nm CMOS technology confirm the theoretical results. The analysis of the proposed design demonstrates that kickback noise, power, and delay are considerably reduced. The simulation work was carried out using Mentor Graphics tools.

Keywords

Clocked regenerative comparators Kickback noise Domino logic CMOS technology 

Notes

Acknowledgements

The authors gratefully acknowledge Annamacharya Institute of Technology & Sciences, Rajampet, India and KL University, Vijayawada, India for the support given to carry out this work. The authors would like to extend their gratitude to Prof. B. Abdul Rahim, Mr. S. Fahimuddin, and Dr. G. Vinith Kumar for the stimulating discussions.

References

  1. 1.
    Babayan-mashhadi, Lotfi (2014) Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(2)Google Scholar
  2. 2.
    Goll B, Zimmermann H (2009) A comparator with reduced delay time in 65-nm CMOS for supply voltage down to 0.65 v. IEEE Trans Circuits Syst II, Exp Briefs 56(11):810–814CrossRefGoogle Scholar
  3. 3.
    Mesgarani, Alam MN, Nelson FZ, Ay SU Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS. In: Proceedings of IEEE international midwest symposium circuits systemsGoogle Scholar
  4. 4.
    Ay SU A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS. Int J Analog Integr Circuits Sig Process 66Google Scholar
  5. 5.
    Maymandi-Nejad M, Sachdev M 1-bit quantiser with rail to rail input range for sub-1 V modulators. IEEE Electron Lett 39Google Scholar
  6. 6.
    Blalock BJ (Feb 2000) Body-driving as a low-voltage analog design technique for CMOS technology. In: Proceedings IEEE southwest symposium mixed-signal design, pp 113–118Google Scholar
  7. 7.
    Okaniwa Y, Tamura H, Kibune M, Yamazaki D, Cheung T-S, Ogawa J, Tzartzanis N, Walker WW, Kuroda T (2005) A 40 Gb/s CMOS clocked comparator with bandwidth modulation technique. IEEE J Solid-State Circuits 40(8):1680–1687CrossRefGoogle Scholar
  8. 8.
    Goll B, Zimmermann H (Feb 2007) A 0.12 μm CMOS comparator equiring 0.5 V at 600 MHz and 1.5 V at 6 GHz. In: Proceedings IEEE international solid-state circuits conference, digital technical papers, pp 316–317Google Scholar
  9. 9.
    Goll B, Zimmermann H (Feb 2009) A 65 nm CMOS comparator with modified latch to achieve 7 GHz/1.3 mW at 1.2 V and 700 MHz/47 μW at 0.6 V. In: Proceedings of IEEE international solid-state circuits conference digital technical papers, pp 328–329Google Scholar
  10. 10.
    Goll B, Zimmermann H (2007) Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 μm CMOS. IEEE Electron Lett 43(7):388–390CrossRefGoogle Scholar
  11. 11.
    Shinkel D, Mensink E, Klumperink E, van Tuijl E, Nauta B (Feb 2007) A double-tail latch-type voltage sense amplifier with 18 ps Setup + Hold time. In: Proceedings of IEEE international solid-state circuits conference digital technical papers, pp 314–315Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • N. Bala Dastagiri
    • 1
    Email author
  • K. Hari Kishore
    • 1
  • G. Vinit Kumar
    • 2
  • M. Janga Reddy
    • 2
  1. 1.Koneru Lakshamaiah Education FoundationGunturIndia
  2. 2.CMR Institute of TechnologyHyderabadIndia

Personalised recommendations