Fan-Out Panel-Level Packaging (FOPLP)

Chapter

Abstract

All previously mentioned fan-out technologies are using the round 200 or 300 mm wafers as the temporary carriers for making the molds, RDLs, etc. (This is because of the existing equipment for fabricating the device wafers.) In order to increase the throughput, fan-out panel-level packaging (FOPLP) has been proposed.

References

  1. 1.
    Hayashi, N., T. Takahashi, N. Shintani, T. Kondo, H. Marutani, Y. Takehara, K. Higaki, O. Yamagata, Y. Yamaji, Y., Katsumata, and Y. Hiruta. 2011. A Novel Wafer Level Fan-out Package (WFOP™) Applicable to 50 µm Pad Pitch Interconnects. In IEEE/EPTC Proceeding, December 2011, 730–733.Google Scholar
  2. 2.
    Hayashi, N., H. Machida, N. Shintani, N. Masuda, K. Hashimoto, A. Furuno, K. Yoshimitsu, Y. Kikuchi, M. Ooida, A. Katsumata, and Y. Hiruta. 2014. A New Embedded Structure Package for Next Generation, WFOP™ (Wide Strip Fan-Out Package). In Pan Pacific Symposium Conference Proceedings, February 2014, 1–7.Google Scholar
  3. 3.
    Hayashi, N., M. Nakashima, H. Demachi, S. Nakamura, T. Chikai, Y. Imaizumi, Y. Ikemoto, F. Taniguchi, M. Ooida, and A. Yoshida. 2017. Advanced Embedded Packaging for Power Devices. In IEEE/ECTC Proceedings, 2017, 696–703.Google Scholar
  4. 4.
    Braun, T., K.-F. Becker, S. Voges, T. Thomas, R. Kahle, J. Bauer, R. Aschenbrenner, and K.-D. Lang. 2013. From Wafer Level to Panel Level Mold Embedding. In IEEE/ECTC Proceedings, 2013, 1235–1242.Google Scholar
  5. 5.
    Braun, T., K.-F. Becker, S. Voges, J. Bauer, R. Kahle, V. Bader, T. Thomas, R. Aschenbrenner, and K.-D. Lang. 2014. 24”×18” Fan-out Panel Level Packing. In IEEE/ECTC Proceedings, 2014, 940–946.Google Scholar
  6. 6.
    Braun, T., S. Raatz, S. Voges, R. Kahle, V. Bader, J. Bauer, K. Becker, T. Thomas, R. Aschenbrenner, and K. Lang. 2015. Large Area Compression Molding for Fan-out Panel Level Packing. In IEEE/ECTC Proceedings, 2015, 1077–1083.Google Scholar
  7. 7.
    Chang, H., D. Chang, K. Liu, H. Hsu, R. Tai, H. Hunag, Y. Lai, C. Lu, C. Lin, and S. Chu. 2014. Development and Characterization of New Generation Panel Fan-Out (PFO) Packaging Technology. In IEEE/ECTC Proceedings, 2014, 947–951.Google Scholar
  8. 8.
    Liu, H., Y. Liu, J. Ji, J. Liao, A. Chen, Y. Chen, N. Kao, and Y. Lai. 2014. Warpage Characterization of Panel Fab-out (P-FO) Package. In IEEE/ECTC Proceedings, 2014, 1750–1754.Google Scholar
  9. 9.
    Ko, C.T., Henry Yang, John H. Lau, Ming Li, Margie Li, Curry Lin, et al., 2018. Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration. In ECTC Proceedings, May 2018.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  1. 1.ASM Pacific TechnologyHong KongHong Kong

Personalised recommendations