Optimal Design of Low-Noise Three-Stage Op-amp Using PSO Algorithm

  • K. B. Maji
  • B. P. De
  • R. Kar
  • S. P. Ghoshal
  • D. Mandal
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 470)


This paper adopts the bio-inspired Particle Swarm Optimization (PSO) algorithm for the design of a low-noise three-stage CMOS operational amplifier (TSCOA) circuit. The concept of PSO relies on the communal manner of bird flocking techniques. It is a very simple and easy to implement. The contribution of this work is to optimize the sizes of the individual MOS transistors by using PSO to reduce overall area of the circuit as well as the power dissipation. The optimized results are confirmed by Cadence simulator. The Cadence (IC 510) simulated results show that the design specifications are accurately met and the necessary functionalities are achieved. PSO-based design results in an improved functionality compared to those of the results reported in the recent literature.


TSCOA Op-amp CMOS PSO Optimization 


  1. 1.
    J. Kennedy, R. Eberhart, Particle swarm optimization, in Proceedings of the IEEE International Conference on Neural Network, vol. 4 (1995), pp. 1942–1948Google Scholar
  2. 2.
    K.B. Maji, R. Kar, D. Mandal, S.P. Ghoshal, An evolutionary approach based design automation of low power CMOS two-stage comparator and folded cascode OTA. AEU—Int. J. Electron. Commun. 70(4), 398–408 (2016)Google Scholar
  3. 3.
    R.A. Vural, T. Yildirim, Analog circuit sizing via swarm intelligence. AEU Int. J. Electron. Commun. 66(9), 732–740 (2012)CrossRefGoogle Scholar
  4. 4.
    R.A. Vural, T. Yildirim, Swarm intelligence based sizing methodology for CMOS operational amplifier, in Proceedings of the 12th IEEE Symposium on Computational Intelligence and Informatics, Budapest, Hungary (2011), pp. 525–528Google Scholar
  5. 5.
    V. Ceperic, Z. Butkovic, A. Baric, Design and optimization of self-biased complementary folded cascode, in Proceedings of the IEEE Mediterranean Electrotechnical Conference (MELECON)(2006), pp. 145–148Google Scholar
  6. 6.
    P. Allen, D. Holberg, CMOS Analog Circuit Design, 2nd edn. (Oxford University Press, New York, 2002)Google Scholar
  7. 7.
    J.-L. Lai, T.-Y. Lin, C.-F., Yi-Te Lai and Rong-Jian, Design a Low-noise operational amplifier with constant-gm, in SICE Annual Conference 2010, pp. 322–326, Aug 2010, Taipei, TaiwanGoogle Scholar
  8. 8.
    J. Mahattanakul, J. Chutichatuporn, Design procedure for three-stage CMOS op-amp with flexible noise power balancing scheme. IEEE Trans. Circuits Syst. II: Express Briefs 52(11), 766–770 (2005)CrossRefGoogle Scholar
  9. 9.
    Z. Zhu, R. Tumati, S. Collins, R. Smith, D.E. Kotecki, A low-noise low-offset op-amp in 0.35 µm CMOS process, in IEEE International Conference on Electronics, Circuits and system(2006), pp. 625–627, Nice, FranceGoogle Scholar
  10. 10.
    A. Soltani, M. Yaghmaie, B. Razeghi, R. Pourandoost, S. Izadpanah Tous1, A. Golmakani, Three stage low noise operational amplifier design for a 0.18 µm CMOS process, in International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE), Mexico City, Mexico (2012), pp. 1–4Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  • K. B. Maji
    • 1
  • B. P. De
    • 3
  • R. Kar
    • 1
  • S. P. Ghoshal
    • 2
  • D. Mandal
    • 1
  1. 1.Department of ECENIT DurgapurDurgapurIndia
  2. 2.Department of EENIT DurgapurDurgapurIndia
  3. 3.Department of ECEHITHaldiaIndia

Personalised recommendations