Advertisement

Application of PSO Variants for Optimal Design of Two-Stage CMOS Op-amp with Robust Bias Circuit

  • Bishnu Prasad De
  • K. B. Maji
  • Dibyendu Chowdhury
  • R. Kar
  • D. Mandal
  • S. P. Ghoshal
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 470)

Abstract

This paper investigates the relative optimizing proficiency between two PSO alternatives, particularly craziness-based PSO (CRPSO) and PSO with an aging leader and challengers (ALC-PSO) for the design of two-stage CMOS op-amp with robust bias circuit. PSO is a very simple optimization algorithm, and it copies the communal manner of bird flocking. The main disadvantages of PSO are premature convergence and stagnation problem. CRPSO and ALC-PSO techniques individually have eliminated the disadvantages of the PSO technique. In this paper, CRPSO and ALC-PSO are individually employed to optimize the sizes of the MOS transistors to reduce the overall area taken by the circuit while satisfying the design constraints. The results obtained individually from CRPSO and ALC-PSO techniques are validated in SPICE environment. SPICE-based simulation results justify that ALC-PSO is much better technique than CRPSO and other formerly reported method for the design of the aforementioned circuit in terms of the MOS area, gain, and power dissipation, etc.

Keywords

Analog IC CMOS two-stage op-amp PSO CRPSO ALC-PSO Robust bias 

References

  1. 1.
    J. Kennedy, R. Eberhart, Particle swarm optimization, in Proceedings of the IEEE International Conference on Neural Network, vol. 4 (1995), pp. 1942–1948Google Scholar
  2. 2.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, Design of symmetric switching CMOS inverter using PSOCFIWA, in Proceedings of the IEEE ICCSP’ 14, pp. 1818–1824, 3–5 April 2014, Melmaruvathur, Tamil Nadu, IndiaGoogle Scholar
  3. 3.
    R.A. Vural, T. Yildirim, Analog circuit sizing via swarm intelligence. AEU Int. J. Electron. Commun. 66(9), 732–740 (2012)CrossRefGoogle Scholar
  4. 4.
    R.A. Vural, T. Yildirim, Swarm intelligence based sizing methodology for CMOS operational amplifier, in Proceedings of the 12th IEEE Symposium on Computational Intelligence and Informatics (2011), pp. 525–528Google Scholar
  5. 5.
    V. Ceperic, Z. Butkovic, A. Baric, Design and optimization of self-biased complementary folded cascode, in Proceedings of the IEEE Mediterranean Electrotechnical Conference (MELECON) (2006), pp. 145–148Google Scholar
  6. 6.
    J. Mahattanakul, J. Chutichatuporn, Design procedure for two-stage CMOS opamp with flexible noise power balancing scheme. IEEE Trans. Circuits Syst. 52(8), 1508–1514 (2005)CrossRefGoogle Scholar
  7. 7.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, Optimal analog active filter design using craziness based particle swarm optimization algorithm. Int. J. Numer. Model.: Electron. Netw. Devices Fields 28(5), 593–609 (2015)CrossRefGoogle Scholar
  8. 8.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, PSO with aging leader and challengers for optimal design of high speed symmetric switching CMOS inverter. Int. J. Mach. Learn. Cybern. 8, 1403–1422 (2017)CrossRefGoogle Scholar
  9. 9.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, An efficient design of CMOS comparator and folded cascode op-amp circuits using particle swarm optimization with an aging leader and challengers algorithm. Int. J. Mach. Learn. Cybern. 7(2), 325–344 (2016)CrossRefGoogle Scholar
  10. 10.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, Particle swarm optimization with aging leader and challengers for optimal design of analog active filters. Circuits Syst. Signal Process. 34(3), 707–737 (2015)CrossRefGoogle Scholar
  11. 11.
    R.J. Baker, H.W. Li, D.E. Boyce, CMOS Circuit Design, Layout, and Simulation (Wiley Interscience, New York, 1998)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  • Bishnu Prasad De
    • 1
  • K. B. Maji
    • 2
  • Dibyendu Chowdhury
    • 1
  • R. Kar
    • 2
  • D. Mandal
    • 2
  • S. P. Ghoshal
    • 3
  1. 1.Department of ECEHITHaldiaIndia
  2. 2.Department of ECENIT DurgapurDurgapurIndia
  3. 3.Department of EENIT DurgapurDurgapurIndia

Personalised recommendations