Dynamic Optimizations for Energy Efficiency

  • Jawad Haj-Yahya
  • Avi Mendelson
  • Yosi Ben Asher
  • Anupam Chattopadhyay
Part of the Computer Architecture and Design Methodologies book series (CADM)


The growing adoption of mobile devices powered by batteries along with the high-power costs in data centers raises the need for energy-efficient computing. Dynamic voltage and frequency scaling is often used by the operating system to balance power performance. However, optimizing for energy efficiency faces multiple challenges such as when dealing with nonsteady state workloads. In this work, we develop DOEE—a novel method that optimizes certain processor features for energy efficiency using user-supplied metrics. The optimization is dynamic, taking into account the runtime characteristics of the workload and the platform. The method instruments monitoring code to search for per-program-phase optimal feature configurations that ultimately improve system energy efficiency. We demonstrate the framework using the LLVM compiler when tuning the Turbo Boost feature on modern Intel Core processors. This implementation improves energy efficiency by up to 23% on SPEC CPU2006 benchmarks, outperforming the energy-efficient firmware algorithm.


  1. 1.
    Intel® Corporation. Intel® Turbo Boost Technology in Intel® Core™ Microarchitecture (Nehalem) Based Processors. Whitepaper, Intel® Corporation, November 2008.Google Scholar
  2. 2.
    Le Sueur, Etienne, and Gernot Heiser. “Dynamic voltage and frequency scaling: The laws of diminishing returns.” Proceedings of the 2010 international conference on Power aware computing and systems. USENIX Association, 2010.Google Scholar
  3. 3.
    Koukos, Konstantinos, et al. “Towards more efficient execution: a decoupled access-execute approach.” Proceedings of the 27th international ACM conference on International conference on supercomputing. ACM, 2013.Google Scholar
  4. 4.
    Jimborean, Alexandra, et al. “Fix the code. Don’t tweak the hardware: A new compiler approach to Voltage-Frequency scaling.” Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. ACM, 2014.Google Scholar
  5. 5.
    Charles, James, et al. “Evaluation of the Intel® Core™ i7 Turbo Boost feature.” Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on. IEEE, 2009.Google Scholar
  6. 6.
    D. Dunn, “The best and worst cities for data centers,” Information Week, Oct. 23, 2006 edition.Google Scholar
  7. 7.
    Grochowski, Ed, and Murali Annavaram. “Energy per instruction trends in Intel microprocessors.” Technology@ Intel Magazine 4.3 (2006): 1–8.Google Scholar
  8. 8.
    R. Gonzalez and M. Horowitz, “Energy dissipation in general purpose microprocessors,” IEEE J. Solid-State Circuits, Vol. 31, No. 9, Sept. 1996, pp. 1277–1284.Google Scholar
  9. 9.
    Zyuban, Victor, et al. “Integrated analysis of power and performance for pipelined microprocessors.” Computers, IEEE Transactions on 53.8 (2004): 1004–1016.Google Scholar
  10. 10.
    Brooks, David M., et al. “Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors.” Micro, IEEE 20.6 (2000): 26–44.Google Scholar
  11. 11.
    Flynn, M., Patrick Hung, and Kevin W. Rudd. “Deep submicron microprocessor design issues.” Micro, IEEE 19.4 (1999): 11–22.Google Scholar
  12. 12.
    Rotem, Efraim, et al. “Power-management architecture of the intel microarchitecture code-named sandy bridge.” IEEE Micro 32.2 (2012): 0020–27.Google Scholar
  13. 13.
    Bellosa, F.: The benefits of event: driven energy accounting in power-sensitive systems. In: Proceedings of the 9th Workshop on ACM SIGOPS European Workshop: Beyond the PC: New Challenges for the Operating System, pp. 37–42. ACM (2000).Google Scholar
  14. 14.
    Singh, K., Bhadauria, M., McKee, S.A.: Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Computer Architecture News 37(2), 46–55 (2009).Google Scholar
  15. 15.
    Bertran, R., Gonzàlez, M., Martorell, X., et al.: Counter-Based Power Modeling Methods:Top-Down vs. Bottom-Up. The Computer Journal 56(2), 198–213 (2013).Google Scholar
  16. 16.
    Isci, C., Martonosi, M.: Runtime power monitoring in high-end processors: Methodology and empirical data. In: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, p. 93. IEEE Computer Society (2003).Google Scholar
  17. 17.
    Intel 64 and IA-32 Architectures Software Developer’s Manual, Volume 3, Section 14.9 (as of November 2014).Google Scholar
  18. 18.
    Lattner, Chris, and Vikram Adve. “LLVM: A compilation framework for lifelong program analysis & transformation.” Code Generation and Optimization, 2004. CGO 2004. International Symposium on. IEEE, 2004.Google Scholar
  19. 19.
    James, Dick. “Intel Ivy Bridge unveiled—The first commercial tri-gate, high-k, metal-gate CPU.” Custom Integrated Circuits Conference (CICC), 2012 IEEE. IEEE, 2012.Google Scholar
  20. 20.
    Standard Performance Evaluation Corporation, [online], Available:
  21. 21.
    Jain, Tarush, and Tanmay Agrawal. “The Haswell Microarchitecture-4th Generation Processor”.Google Scholar
  22. 22.
    Rotem, Efraim, et al. “Energy Aware Race to Halt: A Down to EARtH Approach for Platform Energy Management.” (2012): 1–1.Google Scholar
  23. 23.
    Wu, Qiang, et al. “A dynamic compilation framework for controlling microprocessor energy and performance.” Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2005.Google Scholar
  24. 24.
    Sasaki, Hiroshi, et al. “An intra-task dvfs technique based on statistical analysis of hardware events.” Proceedings of the 4th international conference on computing frontiers. ACM, 2007.Google Scholar
  25. 25.
    Isci, Canturk, Gilberto Contreras, and Margaret Martonosi. “Live, runtime phase monitoring and prediction on real systems with application to dynamic power management.” Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2006.Google Scholar
  26. 26.
    Jawad Haj-Yihia, LLVM compiler tool for raising energy efficiency, 2014, from Haifa University:
  27. 27.
    A. Yasin, “A Top-Down Method for Performance Analysis and Counters Architecture,” in Performance Analysis of Systems and Software (ISPASS), IEEE International Symposium on, 2014.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Jawad Haj-Yahya
    • 1
  • Avi Mendelson
    • 2
  • Yosi Ben Asher
    • 3
  • Anupam Chattopadhyay
    • 4
  1. 1.School of Computer Science and EngineeringNanyang Technological UniversitySingaporeSingapore
  2. 2.Department of Computer Science DepartmentTechnion—Israel Institute of TechnologyHaifaIsrael
  3. 3.Department of Computer ScienceUniversity of HaifaHaifaIsrael
  4. 4.School of Computer Science and EngineeringNanyang Technological UniversitySingaporeSingapore

Personalised recommendations