LVCMOS-Based Low-Power Thermal-Aware Energy-Proficient Vedic Multiplier Design on Different FPGAs

  • Arushi Aggarwal
  • Bishwajeet Pandey
  • Sweety Dabbas
  • Achal Agarwal
  • Siddharth Saurabh
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 732)

Abstract

In the paper, we’ll be discussing about amalgamating thermal-aware intent in energy-proficient Vedic multiplier on different FPGAs. LVCMOS is a contraction for low-voltage complementary metal-oxide semiconductor. Here, we are implementing this Vedic multiplier design via three LVCMOS I/O standards they are: LVCMOS12, LVCMOS18, and LVCMOS25 which are accessible among 45, 40, and 28-nm FPGA. To check the thermal-aware of our design on the Vedic multiplier, we are analyzing the design at diverse room temperatures 20, 30, and 45 °C. Vedic Mathematics is one of the oldest processes of arithmetic that has a distinctive method of performing a calculation based on different Sutras. The techniques showed in this paper is Yavadunam Tavadunikrtya, and the recital study of these techniques is obtained as: for LVCMOS_18, as the multiplier design is migrated from 45 to 28-nm intent, there is 88.29% diminution in Leakage control of Vedic multiplier at constant temperature of 20 °C, for LVCMOS_15, as the Vedic multiplier intent is moved from 45 to 90-nm intent, there is 89.54% diminution in Leakage control of Vedic multiplier at constant temperature of 30 °C.

Keywords

Thermal-aware design Multiplier Yavadunam Tavadunikrtya LVCMOS Energy efficient design IO standards 

References

  1. 1.
    Kumar, R., et al.: A novel and high performance implementation of 8 × 8 multiplier based on Vedic mathematics using 90 nm Hybrid PTL/CMOS logic. Int. J. Comput. Appl. 69(27)Google Scholar
  2. 2.
    Thapliyal, H., Arabnia, H.R.: A Time-area-power efficient multiplier and square architecture based on ancient Vedic mathematics. Department of Computer Science, The University of Georgia, Georgia 30602-7404, U.S.AGoogle Scholar
  3. 3.
    Kumar, P., Radhika, A.: FPGA implementation of high speed 8-bit Vedic multiplier using barrel shifter. In: International Conference on Energy Efficient Technologies for Sustainability (ICEETS) IEEE, Nagercoil, pp. 14–17 (2013)Google Scholar
  4. 4.
    Innocent, R., et al.: High speed Vedic multiplier for digital signal processors. IETE J. Res. 55(6) (2009)Google Scholar
  5. 5.
    Saligram, R., et al.: Optimized reversible Vedic multipliers for high speed low power operations. In: Proceedings of IEEE Conference on Information and Communication Technologies (ICT), JeJu Island, pp. 809–814 (2013)Google Scholar
  6. 6.
  7. 7.
    Kumar, T., et al.: CTHS based energy efficient thermal aware image ALU design on FPGA. Wirel. Pers. Commun. Int. J. 83(1) (2015). ISSN: 0929-6212 (print), 1572-834X (electronic)Google Scholar
  8. 8.
    Musavi, S.H.A., Chowdhry, B.S., Kumar, T., Pandey, B., Kumar, W.: IoTs enable active contour modeling based energy efficient and thermal aware object tracking on FPGA. Wirel. Pers. Commun. 82(3), 1–15 (2015). ISSN: 1572-834XGoogle Scholar
  9. 9.
    Kumar, T., Pandey, B., Das, T., Chowdhry, B.S.: Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA. Wirel. Pers. Commun. Int. J. 76(3), 569–578 (2014)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Arushi Aggarwal
    • 1
  • Bishwajeet Pandey
    • 1
  • Sweety Dabbas
    • 1
  • Achal Agarwal
    • 2
  • Siddharth Saurabh
    • 3
  1. 1.Gyancity Research LabGurugramIndia
  2. 2.Ajay Kumar Garg Engineering CollegeGhaziabadIndia
  3. 3.Giant Meterwave Radio TelescopeKhodad, PuneIndia

Personalised recommendations