Stub Series Terminal Logic-Based Low-Power Thermal-Aware Vedic Multiplier Design on 40-nm FPGA

  • Arushi Aggarwal
  • Bishwajeet Pandey
  • Sweety Dabbas
  • Achal Agarwal
  • Siddharth Saurabh
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 732)


In this paper, we have proposed SSTL-based low-power energy efficient design on Vedic multiplier. SSTL is an acronym for Stub Series Terminated Logic. The paper presents the proficiency of Antyayor Dasakepi Vedic technique for multiplication that strikes a disparity in the real procedure of multiplication by itself. It allows comparable production of biased products and eliminates unnecessary steps of multiplication. The projected algorithm is represented using Verilog language, a hardware description language. Also, we analyzed how this integrated design is affected when it is operated in different regions under different temperatures: 10, 25, 40, 55, 70 °C. It is observed that at different ambient temperatures from 10 to 70 °C, there is 37.95, 58.85, 36.03, 34.84, 33.51% reduction in leakage power for SSTL2_1 as compared to SSTL2_II, SSTL15_DCI, SSTL18_DCI, there is 8.37, 8.39, 8.47, 8.50, 7.47% reduction in MAT for SSTL15_DCI as compared to SSTL2_II, SSTL2_I, SSTL18_DCI, and there is 17.29, 3.84, 6.72, 5.124, 4.135% reduction in JT for SSTL18_DCI as compared to SSTL2_II, SSTL15_DCI, SSTL2_I.


Multiplier Vedic multiplier SSTL IO standard Energy efficient Antyayor Dasakepi 


  1. 1.
    Munjal, A., Gita, B.: Rig Veda and the Second Law of Thermodynamics,
  2. 2.
    Pandey, B., et al.: Mechanics based energy efficient FIR filter for digital signal processing. Appl. Mech. Mater. (AMM) (2014)Google Scholar
  3. 3.
    Huang, W., et al.: Compact thermal modeling for temperature-aware design. In: 41st Annual Design Automation Conference (DAC), pp. 878–883 (2004)Google Scholar
  4. 4.
    Musavi, S.H.A., Chowdhry, B.S., Kumar, T., Pandey, B., Kumar, W. (2015). IoTs enable active contour modeling based energy efficient and thermal aware object tracking on FPGA. Wirel. Pers. Commun. 85(2), 529–543 (2015). ISSN: 1572-834XCrossRefGoogle Scholar
  5. 5.
    Kumar, T., Pandey, B., Das, T., Chowdhry, B.S.: Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA. Wirel. Pers. Commun. Int. J. 76(3), 569–578 (2014)CrossRefGoogle Scholar
  6. 6.
    Kumar, T., et al.: CTHS based energy efficient thermal aware image ALU design on FPGA. Wirel. Pers. Commun. Int. J. 83(1) (2015). ISSN: 0929-6212 (print), 1572-834X (electronic)Google Scholar
  7. 7.
    Ogras, U.Y., Hu, J., Marculescu, R.: Key research problems in NoC design: a holistic perspective. In: 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pp. 69–74 (2005)Google Scholar
  8. 8.
    Uddin, A., et al.: Thermal aware energy efficient bengali unicode reader in text analysis. In: IEEE International Conference on Reliability Optimization & Information Technology (ICROIT), India (2014)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Arushi Aggarwal
    • 1
  • Bishwajeet Pandey
    • 1
  • Sweety Dabbas
    • 1
  • Achal Agarwal
    • 2
  • Siddharth Saurabh
    • 3
  1. 1.Gyancity Research LabGurgaonIndia
  2. 2.Ajay Kumar Garg Engineering CollegeGhaziabadIndia
  3. 3.Giant Meterwave Radio TelescopeKhodad, PuneIndia

Personalised recommendations