Abstract
In this paper, the designing and analysis of 10-bit, 2 MS/s Successive Approximation ADC using nonredundant SAR and Split DAC is described. Simulation is performed through Cadence tool using gpdk 180 nm technology. Dynamic range for this architecture is 60.19 dB. The charge redistribution DAC in split capacitor structure has a total capacitance which is 96.87% lesser compared to a usual design. To construct 10-bit successive approximation register analog-to-digital converter (SAR ADC), there are two successive approximation register (SAR) configurations are used. First one is sequencer code register successive approximation register configuration, which needs 20 FFs and thus desires more power consumption and occupies more area. The second one is nonredundant successive approximation register configuration, which needs 10 FFs and some combinational logic, thus requires less power consumption and occupies less area. Hence successive approximation registers ADC implementation using split array DAC and nonredundant SAR structure occupies a smaller area as well as consumes less power. The power consumed by SAR ADC using nonredundant SAR and split DAC is obtained as 81.4721 μW and conventional SAR ADC using sequencer code register SAR and binary-weighted DAC is obtained as 211.1908 μW.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Anh Trong Huynh, Hoa Thai Duong, Hoang Viet Le, and Efstratios Skafidas, “Design and Implementation of an 11-bit 50-MS/s Split SAR ADC in 65 nm CMOS”, 978-1-4799-3432-4/14/$31.00 ©2014 IEEE.
Hyunsoo Ha, Seon-Kyoo Lee, Byungsub Kim, Member, IEEE, Hong-June Park, Senior Member, IEEE, and Jae-Yoon Sim, Senior Member, IEEE, “A 0.5-V, 1.47-μW 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 61, NO. 11, NOVEMBER 2014.
Ji-Yong Um, Yoon-Jee Kim, Eun-Woo Song, Jae-Yoon Sim, Member, IEEE, and Hong-June Park, Member, IEEE, “A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 60, NO. 11, NOVEMBER 2013.
Arindam Sanyal, Student Member, IEEE, and Nan Sun, Member, IEEE, “An Energy-Efficient Low Frequency-Dependence Switching Technique for SAR ADCs”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 61, NO. 5, MAY 2014.
Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, and Franco Maloberti, “Split-SAR ADCs: Improved Linearity With Power and Speed Optimization”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 2, FEBRUARY 2014.
Yue Wu, Xu Cheng and Xiaoyang Zeng, “A Split-capacitor Vcm-based Capacitor-switching Scheme for Low-power SAR ADCs”, 978-1-4673-5762-3/13/$31.00 ©2013 IEEE.
Anh Trong Huynh, Hoa Thai Duong, Hoang Viet Le, and Efstratios Skafidas, “Design of a Capacitive DAC Mismatch Calibrator for Split SAR ADC in 65 nm CMOS”, 2013 Asia-Pacific Microwave Conference Proceedings, 978-1-4799-1472-2/13/$31.00 ©2013 IEEE.
Liangbo Xie, Guangjun Wen, Jiaxin Liu and Yao Wang, “Energy-efficient hybrid capacitor switching scheme for SAR ADC”, ELECTRONICS LETTERS 2nd January 2014 Vol. 50 No. 1 pp. 22–23.
Raheleh Hedayati, “A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65 nm CMOS Technology”, Master’s thesis performed in Electronic Devices, LiTH-ISY-EX–11/4512—SE September 2011.
Dai Zhang, Ameya Bhide and Atila Alvandpour, A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-m CMOS for Medical Implant Devices, 2012, IEEE Journal of Solid-State Circuits, (47),7, 1585-1593.
RVNR Suneel Krishna, Jyothirmayi, Geethanjali College of Engineering and Technology, Rangareddy Dist, A.P, India, “Low Power SAR-ADC in 0.18 μm Mixed-Mode CMOS Process for Biomedical Applications”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 3, Issue 1 (Sep.–Oct. 2013), PP 29–35, e-ISSN: 2319–4200, p-ISSN No.: 2319–4197.
ALGN Aditya, G. Rakesh Chowdary, J. Meenakshi, T. Praveen Blessington, M.S. Vamsi Krishna, “IMPLEMENTATION OF LOW POWER SUCCESSIVE APPROXIMATION ADC FOR MAV’s”, 2013 International Conference on Signal Processing, Image Processing and Pattern Recognition [ICSIPR].
P.E. Allen and D.R Holberg, CMOS Analog Circuit Design, Second Edition, Oxford University Press, 2002.
R. Jacob Baker, Harry W Li and David E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press 2000.
Frank B. Boschker, “Design of a 12 bit 500 MS/s standalone charge redistribution Digital-to-Analog Converter”, University of Twente, Msc. Thesis January 2008.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Hosur, K.N., Attimarad, G.V., Kittur, H.M., Mane, G.G., Kerur, S.S. (2019). Design and Analysis of 10-bit, 2 MS/s SAR ADC Using Nonredundant SAR and Split DAC. In: Nath, V., Mandal, J. (eds) Proceeding of the Second International Conference on Microelectronics, Computing & Communication Systems (MCCS 2017). Lecture Notes in Electrical Engineering, vol 476. Springer, Singapore. https://doi.org/10.1007/978-981-10-8234-4_65
Download citation
DOI: https://doi.org/10.1007/978-981-10-8234-4_65
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8233-7
Online ISBN: 978-981-10-8234-4
eBook Packages: EngineeringEngineering (R0)