Comparison of Logic Built-in-Self Test Techniques Based on FPGA in Verilog
Logic built-in self test (BIST) is the part of the circuit, dedicated to test the given circuit for correctness of its operation. In this paper, different techniques of test pattern generation, the first element of BIST, have been compared based on the critical parameters of delay, power consumption and hardware utilization. The random patterns are generated for International Symposium on Circuits and Systems’ (ISCAS) benchmark circuit using linear feedback shift register (LFSR). The device used for hardware implementation is Spartan 2E—xc2s50e-7ft256 in Xilinx ISE. Simulation results are obtained in ModelSim 5.4, and power consumption analysis is done using XPower analyzer in Xilinx. The fault coverage results are obtained in MATLAB to grade the test patterns for their testing efficiency. The detailed analysis of the results and the corresponding plots are provided in support of our argument.
KeywordsFault modelling Output response analyzers Cellular automata Gray counter Fault coverage
- 1.Williams TW, Brown NC (1981) Defect level as a function of fault coverage. IEEE Trans Comput C-30(12):987–988Google Scholar
- 2.Thaker PA (2000) Register transfer level fault modelling and test evaluation technique for VLSI circuits, PhD thesis. The George Washington University, May 2000Google Scholar
- 3.Wang LT, Wu CW, Wen X (2006) VLSI test principles and architectures: design for testability. Morgan Kaufmann, 777 pGoogle Scholar
- 4.Navabi Z (2011) Digital system test and testable design: using HDL models and architectures. Springer Science + Business Media, LLC 2011, 433 pGoogle Scholar
- 5.Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits. Kluwer, DordechtGoogle Scholar