• Andreas WeichslgartnerEmail author
  • Stefan Wildermann
  • Michael Glaß
  • Jürgen Teich
Part of the Computer Architecture and Design Methodologies book series (CADM)


One of the most important trends in computer architecture in recent years is the paradigm shift toward multi and many-core chips. This chapter outlines the implications and challenges of future many-core architectures and gives an overview of the book’s contributions.


  1. 1.
    Batten C (2014) Energy-efficient parallel computer architecture. Accessed 08 Aug 2016
  2. 2.
    Benini L, Micheli GD (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):70–78.
  3. 3.
    Bohnenstiehl B, Stillmaker A, Pimentel J, Andreas T, Liu B, Tran A, Adeagbo E, Baas B (2016) Kilocore: A 32 nm 1000-processor array. In: Proceedings of the IEEE HotChips Symposium on High-Performance Chips (HotChips). IEEE.,
  4. 4.
    Cheng H, Zhan J, Zhao J, Xie Y, Sampson J, Irwin MJ (2015) Core vs. uncore: The heart of darkness. In: Proceedings of the Design Automation Conference (DAC). ACM, pp 121:1–121:6.
  5. 5.
    Danowitz A, Kelley K, Mao J, Stevenson JP, Horowitz M (2012) CPU DB: recording microprocessor history. Commun ACM 55(4):55–63.
  6. 6.
    Dongarra J (2016) Report on the Sunway TaihuLight system. Technical Report, University of TennesseeGoogle Scholar
  7. 7.
    Doud B (2015) Accelerating the data plane with the TILE-Mx manycore processor. Accessed 26 April 2016
  8. 8.
    Drescher G, Erhardt C, Freiling F, Götzfried J, Lohmann D, Maene P, Müller T, Verbauwhede I, Weichslgartner A, Wildermann S (2016) Providing security on demand using invasive computing. it - Inf Technol 58(6):281–295.
  9. 9.
    Esmaeilzadeh H, Blem ER, Amant RS, Sankaralingam K, Burger D (2012) Dark silicon and the end of multicore scaling. IEEE Micro 32(3):122–134.
  10. 10.
    Heisswolf J, Zaib A, Weichslgartner A, Karle M, Singh M, Wild T, Teich J, Herkersdorf A, Becker J (2014) The invasive network on chip - a multi-objective many-core communication infrastructure. In: Proceedings of the International Workshop on Multi-Objective Many-Core Design (MOMAC). VDE, pp 1–8.
  11. 11.
    Rupp K (2015) 40 years of microprocessor trend data.
  12. 12.
    Sodani A, Gramunt R, Corbal J, Kim H, Vinod K, Chinthamani S, Hutsell S, Agarwal R, Liu Y (2016) Knights landing: second-generation Intel Xeon Phi product. IEEE Micro 36(2):34–46.
  13. 13.
    Strohmaier E, Dongarra J, Simon H (2016) Top 10 sites for June 2016. Accessed 18 Jul 2016
  14. 14.
    Teich J (2008) Invasive algorithms and architectures. it - Inf Technol 50(5):300–310.
  15. 15.
    Teich J, Glaß M, Roloff S, Schröder-Preikschat W, Snelting G, Weichslgartner A, Wildermann S (2016) Language and compilation of parallel programs for *-predictable MPSoC execution using invasive computing. In: Proceedings of the International Symposium on Embedded Multicore/Many-core Systems-on-Chip. IEEE, pp 313–320.
  16. 16.
    Weichslgartner A, Wildermann S, Teich J (2011) Dynamic decentralized mapping of tree-structured applications on NoC architectures. In: Proceedings of the International Symposium on Networks-on-Chip (NOCS). ACM, pp 201–208.,
  17. 17.
    Weichslgartner A, Gangadharan D, Wildermann S, Glaß M, Teich J (2014) DAARM: Design-time application analysis and run-time mapping for predictable execution in many-core systems. In: Proceedings of the Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). ACM, pp 34:1–34:10.
  18. 18.
    Weichslgartner A, Heisswolf J, Zaib A, Wild T, Herkersdorf A, Becker J, Teich J (2015) Position paper: Towards hardware-assisted decentralized mapping of applications for heterogeneous NoC architectures. In: Proceedings of the International Workshop on Multi-Objective Many-Core Design (MOMAC). VDE, pp 1–4.
  19. 19.
    Weichslgartner A, Wildermann S, Gangadharan D, Glaß M, Teich J (2017) A design-time/run-time application mapping methodology for predictable execution time in MPSoCs. ArXiv e-prints pp 1–30, arXiv: 1711.05932
  20. 20.
    Weichslgartner A, Wildermann S, Götzfried J, Freiling F, Glaß M, Teich J (2016) Design-time/run-time mapping of security-critical applications in heterogeneous MPSoCs. In: Proceedings of the Conference on Languages, Compilers and Tools for Embedded Systems (SCOPES). ACM, pp 153–162.
  21. 21.
    Wildermann S, Weichslgartner A, Teich J (2015) Design methodology and run-time management for predictable many-core systems. In: Proceedings of the Workshop on Self-Organizing Real-Time Systems (SORT). IEEE, pp 103–110.
  22. 22.
    Wildermann S, Bader M, Bauer L, Damschen M, Gabriel D, Gerndt M, Glaß M, Henkel J, Paul J, Pöppl A, Roloff S, Schwarzer T, Snelting G, Stechele W, Teich J, Weichslgartner A, Zwinkau A (2016) Invasive computing for timing-predictable stream processing on MPSoCs. it - Inf Technol 58(6):267–280.

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Andreas Weichslgartner
    • 1
    Email author
  • Stefan Wildermann
    • 1
  • Michael Glaß
    • 2
  • Jürgen Teich
    • 1
  1. 1.Department of Computer ScienceFriedrich-Alexander-Universität Erlangen-Nürnberg (FAU)ErlangenGermany
  2. 2.Embedded Systems/Real-Time SystemsUniversity of UlmUlmGermany

Personalised recommendations