Abstract
A three-level converter has two DC-links and it makes output voltage with three levels. If the two DC-link voltages are not the same, the output voltage is distorted.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Jiang, W.D., S.W. Du, L.C. Chang, Y. Zhang, and Q. Zhao. 2010. Hybrid PWM strategy of SVPWM and VSVPWM for NPC three-level voltage-source inverter. IEEE Transactions on Power Electronics 25 (10): 2607–2619.
Monge, S.B., S. Somavilla, J. Bordonau, and D. Boroyevich. 2007. Capacitor voltage balance for the neutral-point-clamped converter using the virtual space vector concept with optimized spectral performance. IEEE Transaction on Power Electronics 22 (4): 1128–1135.
Shen, J., S. Schröder, B. Duro, and R. Roesner. 2013. A neutral-point balancing controller for a three-level inverter with full power-factor range and low distortion. IEEE Transaction on Industry Applications 49 (1): 138–148.
Zabalza, J.C., P.I. Moreno, D. Madariaga, G. Calvo, and M.A. RodrÃguez. 2013, October. Voltage balancing control in 3-level neutral-point clamped inverters using triangular carrier PWM modulation for FACTS applications. IEEE Transaction on Power Electronics 28 (10): 4473–4484.
Pou, J., J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Boroyevich. 2012, A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter. IEEE Transactions on Power Electronics 27 (2): 642–651.
Lee J.S., and K. B. Lee. 2014, A carrier-based PWM method for neutral-point ripple reduction of a 3-level inverter. In Proceedings of IEEE Energy Conversion Congress and Exposition Conference (pp. 2096–2100).
Choi, U.M., H.H. Lee, and K.B. Lee. 2013. Simple neutral-point voltage control for three-level inverters using a discontinuous pulse width modulation. IEEE Transaction on Energy Conversion 28 (2): 434–443.
Bendre, A., G. Venkataramanan, and D. Rosene. 2006. Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation. IEEE Transaction on Industrial Electronics 53 (3): 718–726.
Choi, U.M., F. Blaabjerg and K.B. Lee. 2015. Method to Minimize the Low-Frequency Neutral-Point Voltage Oscillations with Time-Offset Injection for Neutral-Point-Clamped Inverters. IEEE Transactions on Industry Applications 51 (2): 1678–1691.
Lee, J.S., and K.B. Lee. 2016. Time-offset injection method for neutral-point AC ripple voltage reduction in a three-level inverter. IEEE Transactions on Power Electronics 31 (3): 1931–1941.
Maheshwari, R., S. Munk-Nielsen, and S. Busquets-Monge. 2013, May. Design of neutral-point voltage controller of a three-level NPC inverter with small DC-link capacitors. IEEE Transaction on Industry Electronics 60 (5): 1861–1871.
Wang, C., and Y. Li. 2010, Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level NPC converters. IEEE Transaction on Industrial Electronics 57 (7): 2262–2271.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Lee, KB., Lee, JS. (2017). Neutral-Point Voltage Reduction. In: Reliability Improvement Technology for Power Converters. Power Systems. Springer, Singapore. https://doi.org/10.1007/978-981-10-4992-7_4
Download citation
DOI: https://doi.org/10.1007/978-981-10-4992-7_4
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-4991-0
Online ISBN: 978-981-10-4992-7
eBook Packages: EnergyEnergy (R0)