Advertisement

Body Biased High Speed Full Adder to LNCS/LNAI/LNBI Proceedings

  • D. Khalandar Basha
  • B. Naresh
  • S. Rambabu
  • D. Nagaraju
Conference paper
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 5)

Abstract

In various domains like VLSI design, Embedded Systems, Signal processing, Image processing etc. combinational and logical circuit are the basic building blocks whereas addition is the fundamental step involved in any of it. Increasing the efficiency of these fundamental blocks is one of the major concerns in the application development. Moreover, power and delay are the major concern in the VLSI design so as to increase the efficiency of the circuit. In the combinational system performance and speed of the circuit is directly related with delay. In this paper hybrid adder circuit is designed using both Complementary Metal Oxide Semiconductor (CMOS) logic and transmission gates which performs addition at a low power and reduced delay. Further the speed of operation of the circuit is improved by introducing Gate Level Body Biasing (GLBB) in the design. The design was first implemented for full adder and then extended for 8 bit ripple carry adder. The circuit was implemented using Cadence Virtuoso tools in 180 nm technology. For 1.8 V supply at 180 nm technology, the average delay of the circuit is (114.5 ps), having moderate power consumption (27.52 mW) is found to have extremely low values than that resulted from the use of very weak CMOS inverters coupled with strong transmission gates. With additional GLBB circuit incorporated with the design proved useful in boosting the circuit. In comparison with the existing full adder the proposed Full adder found to offer significant improvement in terms of speed at the cost of power.

Keywords

Delay Hybrid full adder High speed adder Transmission gates Body biasing 

Notes

Acknowledgements

The author would like to thank the management, Director, Principal, Head of Department of Institute of aeronautical college, Hyderabad for their support and guidance in completion of this research paper.

References

  1. 1.
    Rjoub A, Al-Ajlouni M. “Efficient multi-threshold voltage techniques for minimum leakage current in nanoscale technology”, International Journal of Circuit Theory and Applications 2011; 39:1049–1066.Google Scholar
  2. 2.
    A. Wang and A. Chandrakasan. “A 180 mV sub threshold FFT processor using a minimum energy design methodology”, IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310–319, 2005.Google Scholar
  3. 3.
    B. Zhai, L. Nazhandali, J. Olson et al. “A 2.60pJ/inst sub—threshold sensor processor for optimal energy efficiency,” in Proceedings of the Symposium on VLSI Circuits (VLSIC’06), pp. 154–155, June 2006.Google Scholar
  4. 4.
    Soeleman H, Roy K, Paul BC. “Robust subthreshold logic for ultra-low power operation”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2001; 9(1):90–99.Google Scholar
  5. 5.
    Dreslinski RG, Wieckowski M, Blaauw D, Sylvester D, Mudge T. “Near-threshold computing: reclaiming Moore’s law through energy efficient integrated circuits” Proceedings of the IEEE 2010; 98(2):253–266.Google Scholar
  6. 6.
    Hanson S, Zhai B, Seok M, Cline B, Zhou K, Singhal M, Minuth M, Olson J, Nazhandali L, Austin T, Sylvester D, Blaauw D. “Exploring Variability and Performance in a Sub-200-mV Processor” IEEE Journal of Solid State Circuits (JSSC) 2008; 43(4):881–891.Google Scholar
  7. 7.
    M. R. Kakoee and L. Benini. “Fine-grained power and body-bias control for near-threshold deep sub-micron CMOS circuits,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 2, pp. 131–140, 2011.Google Scholar
  8. 8.
    P. Corsonello, M. Lanuzza, and S. Perri. “Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates,” International Journal of Circuit Theory and Applications, vol. 42, no. 1, pp. 65–70, 2014.Google Scholar
  9. 9.
    M. Lanuzza, R. Taco, and D. Albano. “Dynamic gate-level body biasing for subthreshold digital design,” in Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS’14), pp. 1–4, Santiago, Chile, February 2014.Google Scholar
  10. 10.
    Saradindu Panda, A. Banerjee, B. Maji and Dr. K.Mukhopadhyay. “Power and Delay Comparison in between Different types of Full Adder Circuits”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 1, Issue 3, September 2012.Google Scholar
  11. 11.
    N. H. E. Weste, D. Harris, and A. Banerjee. CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Delhi, India: Pearson Education, 2006.Google Scholar
  12. 12.
    D. Radhakrishnan. “Low-voltage low-power CMOS full adder,” IEE Proc.-Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.Google Scholar
  13. 13.
    R. Zimmermann and W. Fichtner. “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.Google Scholar
  14. 14.
    J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective, 2nd ed. Delhi, India: Pearson Education, 2003.Google Scholar
  15. 15.
    J.-M. Wang, S.-C. Fang, and W.-S. Feng. “New efficient designs for XOR and XNOR functions on the transistor level,” IEEE J. Solid-State Circuits, vol. 29, no. 7, pp. 780–786, Jul. 1994.Google Scholar
  16. 16.
    Neeraj Devarari1, Shashank Sundriyal. “Efficient Design Methodologies and Power Comparison For Full Adder Circuits ISTP” Journal of Research in Electrical and Electronics Engineering (ISTP-JREEE) 1st International Conference on Research in Science, Engineering & Management (IOCRSEM 2014).Google Scholar
  17. 17.
    D. Khalandar Basha, S. Padmaja Reddy, P. Monica Raj. “Low power and speed M-GDI based full adder”, International journal of advanced trends in computer science engineering, vol 5, no 1 pages 88–91 (2016) Special Issue of ICACEC 2016-Held during 23-24 January, 2016 in Institute of Aeronautical Engineering, Hyderabad.Google Scholar
  18. 18.
    Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar and Anup Dandapat. “Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS.Google Scholar
  19. 19.
    Ramiro, Taco, Marco, Lanuzza, and Domenico Alban Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits, Hindawi Publishing Corporation VLSI Design Volume 2015, Article ID 540482, 10 pages http://dx.doi.org/10.1155/2015/540482.

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  • D. Khalandar Basha
    • 1
  • B. Naresh
    • 1
  • S. Rambabu
    • 1
  • D. Nagaraju
    • 2
  1. 1.Institute of Aeronautical EngineeringHyderabadIndia
  2. 2.Matrusri Engineering CollegeHyderabadIndia

Personalised recommendations