A Novel Reversible EX-NOR SV Gate and Its Application

Conference paper
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 5)

Abstract

Reversible logic in quantum computing and nanotechnology provides solution to optimize the power and this technology can be put into use in a variety of low power applications such as optical computing, and CMOS VLSI design. An EXNOR gate is a digital logic gate that can be used as an equivalence gate and also in variety of applications. A new reversible SV gate is proposed in this paper that functions as an EXNOR gate and whose quantum cost is 1. An equivalence checker also has been designed in this paper that can be used to check the equivalence of two n-bit binary numbers. The proposed SV gate has been validated by comparing its performance with some of the existing circuits in literature. The results prove to be more reliable, efficient and provide a basis for building more complex arithmetic systems using the concept of reversible logic that can be used in digital data transmission circuits.

Keywords

Quantum computing Reversible logic gates Equivalence gate Low power CMOS 

References

  1. 1.
    R. Landauer, “Irreversibility and Heat Generation in the Computing Process”, IBM J. Research and Development, vol. 3, pp. 183–191, July 1961.Google Scholar
  2. 2.
    C. H. Bennett, “Logical Reversibility of Computation”, IBM J. Research and Development, pp. 525–532, November 1973.Google Scholar
  3. 3.
    Thapliyal, H. and Ranganathan, N., “Design of Reversible Sequential Circuits optimizing Quantum Cost, Delay, and Garbage Outputs”, 2010 ACM J. Emerging. Technology. Computing. System. 6, 4, Article 14, (December 2010), 31 pages.Google Scholar
  4. 4.
    D. Krishnaveni, M. Geetha Priya, K. Baskaran, “Design of an Efficient Reversible 8x8 Wallace Tree Multiplier” World Applied Sciences Journal 20 (8): 1159–1165, © IDOSI Publications, 2012.Google Scholar
  5. 5.
    D. Krishnaveni, M. Geetha Priya, “A Novel Design of Reversible Universal Shift Register with Reduced Delay and Quantum Cost”, Journal of Computing, Volume 4, Issue 2, February 2012.Google Scholar
  6. 6.
    Madhina Basha, V. N. Lakshmana Kumar, “Transistor Implementation of Reversible Comparator Circuit Using Low Power Technique”, International Journal of Computer Science and Information Technologies, Vol. 3 (3), 2012, 4447–4452.Google Scholar
  7. 7.
    Bahram Dehghan, Abdolreza Roozbeh, Jafar Zare, “Design of Low Power Comparator Using DG Gate”, Circuits and Systems, 2014, 5, 7–12.Google Scholar
  8. 8.
    P. K. Lala, J. P. Parkerson, P. Chakraborty, “Adder Designs using Reversible Logic Gates”, WSEAS Transactions On Circuits And Systems, Issue 6, Volume 9, June 2010, ISSN: 1109–2734.Google Scholar
  9. 9.
    Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, “Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r FormatGoogle Scholar
  10. 10.
    Himanshu Thapliyal and Nagarajan Ranganathan, “A New Design of The Reversible Subtractor Circuit”, 11th IEEE International Conference on Nanotechnology, August 15–18, 2011, Portland, Oregon, USA.Google Scholar
  11. 11.
    Haghparast M. and K. Navi, “A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems”. Am. J. Applied Sci., 5 (5): 519–523, 2008.Google Scholar
  12. 12.
    M. Morrison and N. Ranganathan, “ Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures”, IEEE Computer Society Annual Symposium on VLSI, 2011, pp. 126–131.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  1. 1.Department of Telecommunication EngineeringA P S College of EngineeringBangaloreIndia
  2. 2.Centre for Incubation, Innovation Research and ConsultancyJyothy Institute of TechnologyBangaloreIndia

Personalised recommendations