Abstract
The simplest way for increasing the transistor density in the wafer is to reduce the feature size of transistor.
Keywords
- Tunnel FET (TFET)
- Transistor Density
- Thermal Diffusion Current
- Drain Doping Concentration
- Large Screening Length
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
A.M. Ionescu, H. Riel, Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479, 329 (2011)
K. Jeon, W.Y. Loh, P. Patel, C.Y. Kang, J. Oh, A. Bowonder, C. Park, C.S. Park, C. Smith, P. Majhi, H.H. Tseng, R. Jammy, T.J. King Liu, C. Hu, Si tunnel transistors with a novel silicided source and 46 mV/dec swing. VLSI Tech. Symp. 121 (2010)
S. Richter, C. Sandow, A. Nichau, S. Trellenkamp, M. Schmidt, R. Luptak, K.K. Bourdelle, Q.T. Zhao, S. Mantl, Ω-gated silicon and strained silicon nanowire array tunneling FETs. IEEE Electr. Dev. Lett. 33, 1535 (2012)
K. Boucart, A.M. Ionescu, Double-gate tunnel FET with high-κ gate dielectric. IEEE Trans. Electron Dev. 54, 1725 (2007)
K.T. Lam, D. Seah, S.K. Chin, S.B. Kumar, G. Samudra, Y.C. Yeo, G. Liang, A simulation study of graphene-nanoribbon tunneling FET with heterojunction channel. IEEE Electr. Dev. Lett. 31, 555 (2010)
Q. Huang, Z. Zhan, R. Huang, X. Mao, L. Zhang, Y. Qiu, Y. Wang, Self-depleted T-gate Schottky barrier tunneling FET with low average subthreshold slope and high Ion/Ioff by gate configuration and barrier modulation. Tech. Digest of IEDM 13.2.1 (2011)
Y.R. Jhan, Y.C. Wu, M.F. Hung, Performance enhancement of nanowire tunnel field-effect transistor with asymmetry-gate based on different screening length. IEEE Electr. Dev. Lett. 34, 1482 (2013)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Wu, YC., Jhan, YR. (2018). Steep Slope Tunnel FET Simulation. In: 3D TCAD Simulation for CMOS Nanoeletronic Devices. Springer, Singapore. https://doi.org/10.1007/978-981-10-3066-6_7
Download citation
DOI: https://doi.org/10.1007/978-981-10-3066-6_7
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-3065-9
Online ISBN: 978-981-10-3066-6
eBook Packages: EngineeringEngineering (R0)