Advertisement

Hardware IP Watermarking

  • Mohammad Ali Nematollahi
  • Chalee Vorakulpipat
  • Hamurabi Gamboa Rosales
Chapter
Part of the Springer Topics in Signal Processing book series (STSP, volume 11)

Abstract

Recently, System-On-a-Chip (SOC) technology can easily design and implement a full system on a single chip (chipset). In order to consume time and cost for designing SOC, Intellectual Property blocks (IPs) or virtual components are used. This IP designs require significant amount of time and effort to be developed and verified.

Keywords

Finite State Machine Watermark Technique Register Transfer Level Audio Watermark State Transition Graph 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Group, I.P.P.D.W. 2001. Intellectual property protection: Schemes, alternatives and discussion. VSI Alliance, White Paper, Version, 2001. 1.Google Scholar
  2. 2.
    Abdel-Hamid, A.T., S. Tahar., and E.M. Aboulhamid. 2003. IP watermarking techniques: Survey and comparison. In Proceedings of the 3rd IEEE international workshop on system-on-chip for real-time applications 2003. IEEE.Google Scholar
  3. 3.
    Liang, W., et al. 2011. A chaotic IP watermarking in physical layout level based on FPGA. Radioengineering 20(1): 118–125.Google Scholar
  4. 4.
    Fan, Y.-C., and H.-W. Tsao. 2003. Watermarking for intellectual property protection. Electronics Letters 39(18): 1316–1318.CrossRefGoogle Scholar
  5. 5.
    Chapman, R., and T.S. Durrani. 2000. IP protection of DSP algorithms for system on chip implementation. IEEE Transactions on Signal Processing 48(3): 854–861.CrossRefGoogle Scholar
  6. 6.
    Hong, I., and M. Potkonjak. 1998. Techniques for intellectual property protection of DSP designs. In Proceedings of the 1998 IEEE international conference on acoustics, speech and signal processing, 1998. IEEE.Google Scholar
  7. 7.
    Oliveira, A.L. 2001. Techniques for the creation of digital watermarks in sequential circuit designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20(9): 1101–1117.CrossRefGoogle Scholar
  8. 8.
    Kahng, A.B., et al. 2001. Constraint-based watermarking techniques for design IP protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20(10): 1236–1252.CrossRefGoogle Scholar
  9. 9.
    Megerian, S., M. Drinic., and M. Potkonjak. 2002. Watermarking integer linear programming solutions. In Proceedings of the 39th annual design automation conference. ACM.Google Scholar
  10. 10.
    Wolfe, G., J.L. Wong, and M. Potkonjak. 2002. Watermarking graph partitioning solutions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21(10): 1196–1204.CrossRefGoogle Scholar
  11. 11.
    Qu, G., and M. Potkonjak. 2000. Fingerprinting intellectual property using constraint-addition. In Proceedings of the 37th annual design automation conference. ACM.Google Scholar
  12. 12.
    Charben, E. 1998. Hierarchical watermarking in IC design. In Proceedings of the IEEE custom integrated circuits conference. Citeseer.Google Scholar

Copyright information

© Springer Science+Business Media Singapore 2017

Authors and Affiliations

  • Mohammad Ali Nematollahi
    • 1
  • Chalee Vorakulpipat
    • 1
  • Hamurabi Gamboa Rosales
    • 2
  1. 1.National Electronics and Computer Technology Center (NECTEC)PathumthaniThailand
  2. 2.Universidad Autónoma de ZacatecasZacatecasMexico

Personalised recommendations