Skip to main content

Fault Space Transformation: Countering Biased Fault Attacks

  • Chapter
  • First Online:
Fault Tolerant Architectures for Cryptography and Hardware Security

Abstract

In the previous chapter, we have introduced to the readers several examples of countermeasures against differential fault analysis. These countermeasures are all redundancy-based, and use a concurrent error detection mechanism to infer the presence of a fault. It is important to note here that these classical redundancy-based countermeasures are designed under the assumption that all faults in a given fault space occur with equal probability. In real-life implementations, such instances of fault attacks are usually rare to find, wherein an adversary an inject faults uniformly at random. Rather, practical fault injection attacks are often found to exhibit a characteristic bias in the fault-distribution, which may be related to the device/design specifications. In this chapter, we demonstrate to the readers how fault bias acts as a threat to the security of classical countermeasures.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 119.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 159.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sikhar Patranabis .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Patranabis, S., Chakraborty, A., Mukhopadhyay, D., Chakrabarti, P.P. (2018). Fault Space Transformation: Countering Biased Fault Attacks. In: PATRANABIS, S., Mukhopadhyay, D. (eds) Fault Tolerant Architectures for Cryptography and Hardware Security. Computer Architecture and Design Methodologies. Springer, Singapore. https://doi.org/10.1007/978-981-10-1387-4_9

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-1387-4_9

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-1386-7

  • Online ISBN: 978-981-10-1387-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics