Multi-core Scheduling Scheme for Wireless Sensor Nodes with NVRAM-Based Hybrid Memory

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 331)


In recent years, multi-core processor technology and next generation non-volatile memory technology have developed dramatically to boost performance while minimizing power consumption. In this paper, we study a hybrid memory-aware multi-core scheduling scheme for wireless sensor nodes which use DRAM/NVRAM hybrid main memory. The proposed HAMC (Hybrid memory-Aware Multi-Core) scheduling scheme considers different access latency of hybrid memory medium and tries to reduce total execution time of tasks. We showed through simulation that proposed scheme outperforms legacy scheduling scheme.


Multi-core scheduling Wireless sensor node NVRAM Hybrid main memory 



This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2010-0021897).


  1. 1.
    Lin N, Dong Y, Lu D (2013) Providing virtual memory support for sensor networks with mass data processing. Int J Distrib Sens Netw 2013. doi: 10.1155/2013/324641
  2. 2.
    Lachemann A, Marron P, Gauger M, Minder D, Saukh O, Rothermel K (2007) Removing the memory limitations of sensor networks with flash-based virtual memory. SIGOPS Oper Syst Rev 41:131–144CrossRefGoogle Scholar
  3. 3.
    Farooq M, Kunz T (2011) Operating systems for wireless sensor networks: a survey. Sensors 11:5900–5930Google Scholar
  4. 4.
    Madden S, Franklin M, Hellerstein J, Hong W (2005) TinyDB: an acquisitional query processing system for sensor networks. ACM Trans Database Syst 30(1):122–173CrossRefGoogle Scholar
  5. 5.
    Law Y, Palaniswami M, Hoesel L, Doumen J, Hartel P, Havings P (2009) Energy-efficient link-layer jamming attacks against wireless sensor network MAC protocols. ACM Trans Sens Netw 5(1)Google Scholar
  6. 6.
    Gu Y, Hem T (2010) Bounding communication delay in energy harvesting sensor networks. In: Proceedings of IEEE international conference on distributed computing systems, pp 837–847Google Scholar
  7. 7.
    Barroso L, Holzle U (2007) The case for energy-proportional computing. IEEE Comput 40(12):33–37Google Scholar
  8. 8.
    Yuan X (2011) Modeling, architecture, and applications for emerging memory technologies. IEEE Des Test Comput 28(1):44–51CrossRefGoogle Scholar
  9. 9.
    Charles A, Mojumder N, Fong X, Choday S, Park S, Roy K (2012) Spin-transfer torque MRAMs for low power memories: perspective and prospective. IEEE Sens 12(4):756–766Google Scholar
  10. 10.
    Qureshi M, Srinivasan V, Rivers J (2009) Scalable high performance main memory system using phase-change memory technology. In Proceedings of international symposium on computer architectureGoogle Scholar
  11. 11.
    Park H, Yoo S, Lee S (2011) Power management of hybrid DRAM/PRAM-based main memory. In: Proceedings of design automation conference Google Scholar
  12. 12.
    Jang H, An B, Kulkarni N, Yum K, Kim E (2012) A hybrid buffer design with STT-MRAM for on-chip interconnects. In Proceedings of ACM/IEEE international symposium on networks-on-chip, pp 193–200Google Scholar
  13. 13.
    Kultursay E, Kandemir M, Sivasubramaniam A, Mutlu O (2013) Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of IEEE international symposium on performance analysis of systems and softwareGoogle Scholar
  14. 14.
    Seok H, Park Y, Park K (2012) Efficient page caching algorithm with prediction and migration for a hybrid main memory. Appl Comput Rev 11(4):38–48Google Scholar
  15. 15.
    Antonopoulos CD, Nikolopoulos DS, Papatheodorou TS (2003) Scheduling algorithms with bus bandwidth considerations for SMPs. In: Proceedings of international conference on parallel processing, p 547Google Scholar
  16. 16.
    Merkel A, Bellosa F (2008) Memory-aware scheduling for energy efficiency on multicore processors. In: Proceedings of conference on power aware computing and systems, pp 1–5Google Scholar
  17. 17.
    Koukis E, Koziris N (2006) Memory and network bandwidth aware scheduling of multiprogrammed workloads on clusters of SMPs. In: Proceedings of international conference on parallel and distributed systems, pp 345–354Google Scholar
  18. 18.
    Xu D, Wu C, Yew P-C (2010) On mitigating memory bandwidth contention through bandwidth-aware scheduling. In: Proceedings of international conference on parallel architectures and compilation techniques, pp 237–248Google Scholar
  19. 19.
    Kim H, Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2014) Bounding memory interference delay in COTS-based multi-core systems. In: IEEE real-time and embedded technology and applications symposiumGoogle Scholar
  20. 20.
    Hwang W, Park K (2013) HMMSched: hybrid main memory-aware task scheduling on multicore system. In: Proceedings of international conference on future computational technologies and applicationsGoogle Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2015

Authors and Affiliations

  1. 1.Department of Computer EngineeringMyongji UniversityYoinginKorea

Personalised recommendations