Skip to main content
SpringerLink
Log in

Multi-core Scheduling Scheme for Wireless Sensor Nodes with NVRAM-Based Hybrid Memory

  • Conference paper
  • First Online:
Ubiquitous Computing Application and Wireless Sensor

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 331))

  • 1585 Accesses

Abstract

In recent years, multi-core processor technology and next generation non-volatile memory technology have developed dramatically to boost performance while minimizing power consumption. In this paper, we study a hybrid memory-aware multi-core scheduling scheme for wireless sensor nodes which use DRAM/NVRAM hybrid main memory. The proposed HAMC (Hybrid memory-Aware Multi-Core) scheduling scheme considers different access latency of hybrid memory medium and tries to reduce total execution time of tasks. We showed through simulation that proposed scheme outperforms legacy scheduling scheme.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Lin N, Dong Y, Lu D (2013) Providing virtual memory support for sensor networks with mass data processing. Int J Distrib Sens Netw 2013. doi:10.1155/2013/324641

  2. Lachemann A, Marron P, Gauger M, Minder D, Saukh O, Rothermel K (2007) Removing the memory limitations of sensor networks with flash-based virtual memory. SIGOPS Oper Syst Rev 41:131–144

    Article  Google Scholar 

  3. Farooq M, Kunz T (2011) Operating systems for wireless sensor networks: a survey. Sensors 11:5900–5930

    Google Scholar 

  4. Madden S, Franklin M, Hellerstein J, Hong W (2005) TinyDB: an acquisitional query processing system for sensor networks. ACM Trans Database Syst 30(1):122–173

    Article  Google Scholar 

  5. Law Y, Palaniswami M, Hoesel L, Doumen J, Hartel P, Havings P (2009) Energy-efficient link-layer jamming attacks against wireless sensor network MAC protocols. ACM Trans Sens Netw 5(1)

    Google Scholar 

  6. Gu Y, Hem T (2010) Bounding communication delay in energy harvesting sensor networks. In: Proceedings of IEEE international conference on distributed computing systems, pp 837–847

    Google Scholar 

  7. Barroso L, Holzle U (2007) The case for energy-proportional computing. IEEE Comput 40(12):33–37

    Google Scholar 

  8. Yuan X (2011) Modeling, architecture, and applications for emerging memory technologies. IEEE Des Test Comput 28(1):44–51

    Article  Google Scholar 

  9. Charles A, Mojumder N, Fong X, Choday S, Park S, Roy K (2012) Spin-transfer torque MRAMs for low power memories: perspective and prospective. IEEE Sens 12(4):756–766

    Google Scholar 

  10. Qureshi M, Srinivasan V, Rivers J (2009) Scalable high performance main memory system using phase-change memory technology. In Proceedings of international symposium on computer architecture

    Google Scholar 

  11. Park H, Yoo S, Lee S (2011) Power management of hybrid DRAM/PRAM-based main memory. In: Proceedings of design automation conference

    Google Scholar 

  12. Jang H, An B, Kulkarni N, Yum K, Kim E (2012) A hybrid buffer design with STT-MRAM for on-chip interconnects. In Proceedings of ACM/IEEE international symposium on networks-on-chip, pp 193–200

    Google Scholar 

  13. Kultursay E, Kandemir M, Sivasubramaniam A, Mutlu O (2013) Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of IEEE international symposium on performance analysis of systems and software

    Google Scholar 

  14. Seok H, Park Y, Park K (2012) Efficient page caching algorithm with prediction and migration for a hybrid main memory. Appl Comput Rev 11(4):38–48

    Google Scholar 

  15. Antonopoulos CD, Nikolopoulos DS, Papatheodorou TS (2003) Scheduling algorithms with bus bandwidth considerations for SMPs. In: Proceedings of international conference on parallel processing, p 547

    Google Scholar 

  16. Merkel A, Bellosa F (2008) Memory-aware scheduling for energy efficiency on multicore processors. In: Proceedings of conference on power aware computing and systems, pp 1–5

    Google Scholar 

  17. Koukis E, Koziris N (2006) Memory and network bandwidth aware scheduling of multiprogrammed workloads on clusters of SMPs. In: Proceedings of international conference on parallel and distributed systems, pp 345–354

    Google Scholar 

  18. Xu D, Wu C, Yew P-C (2010) On mitigating memory bandwidth contention through bandwidth-aware scheduling. In: Proceedings of international conference on parallel architectures and compilation techniques, pp 237–248

    Google Scholar 

  19. Kim H, Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2014) Bounding memory interference delay in COTS-based multi-core systems. In: IEEE real-time and embedded technology and applications symposium

    Google Scholar 

  20. Hwang W, Park K (2013) HMMSched: hybrid main memory-aware task scheduling on multicore system. In: Proceedings of international conference on future computational technologies and applications

    Google Scholar 

Download references

Acknowledgments

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2010-0021897).

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Myongji University, Yoingin, Korea

    Seokho Oh & Yeonseung Ryu

Authors
  1. Seokho Oh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yeonseung Ryu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yeonseung Ryu .

Editor information

Editors and Affiliations

  1. Computer Science and Engineering, Seoul National University of Science & Technology SeoulTech, Seoul, Korea, Republic of (South Korea)

    James J. (Jong Hyuk) Park

  2. Department of Computer Science, Georgia State University, Atlanta, Georgia, USA

    Yi Pan

  3. President, National Ilan University, Yilan City, Taiwan

    Han-Chieh Chao

  4. Computer Science & Engineering, Gangneung-Wonju Natioanl University, Wonju, Korea, Republic of (South Korea)

    Gangman Yi

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer Science+Business Media Dordrecht

About this paper

Cite this paper

Oh, S., Ryu, Y. (2015). Multi-core Scheduling Scheme for Wireless Sensor Nodes with NVRAM-Based Hybrid Memory. In: Park, J., Pan, Y., Chao, HC., Yi, G. (eds) Ubiquitous Computing Application and Wireless Sensor. Lecture Notes in Electrical Engineering, vol 331. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-9618-7_5

Download citation

  • DOI: https://doi.org/10.1007/978-94-017-9618-7_5

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-017-9617-0

  • Online ISBN: 978-94-017-9618-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation